11 The MOS model, level 11

11.1 Introduction

General Remarks

MOS Model 11 (MM11) is a new compact MOSFET model, intended for digital, analogue and RF circuit simulation in modern and future CMOS technologies. MM11 is the successor of MOS Model 9, it was especially developed to give not only an accurate description of currents and charges and their first-order derivatives (i.e. transconductance, conductance, capacitances), but also of the higher-order derivatives, resulting in an accurate description of electrical distortion behaviour [33]. The latter is especially important for analog and RF circuit design. The model furthermore gives an accurate description of the noise behaviour of MOSFETs.
MOS Model 11 gives a complete description of all transistor-action related quantities: nodal currents, nodal charges and noise-power spectral densities. The equations describing these quantities are based on surface-potential formulations, resulting in equations valid over all operation regions (i.e. accumulation, depletion and inversion). Although in general the surface potential is implicitly related to the terminal voltages and has to be calculated iteratively, in MM11 it has been approximated by an explicit expression [34]. Additionally, in order for the model to be valid for modern and future MOS devices, several important physical effects have been included in the model: mobility reduction, bias-dependent series-resistance, velocity saturation, drain-induced barrier lowering, static feedback, channel length modulation, self-heating, weak-avalanche (or impact ionization), gate current due to tunnelling, poly-depletion, quantum-mechanical effects on charges and bias-dependent overlap capacitances.

MOS Model 11 only provides a model for the intrinsic transistor and the gate/source- and gate/drain overlap regions. Junction charges, junction leakage currents and interconnect capacitances are not included. They are covered by separate models, which are not part of this documentation.

Structural Elements of Model 11

The structure of MOS Model 11 is the same as the structure of MOS Model 9. The model is separable into a number of relatively independent parts, namely:

- **Model embedding**

It is convenient to use one single model for both *n*- and *p*-channel devices. For this reason, any *p*-channel device and its bias conditions are mapped onto those of an equivalent *n*-channel transistor. This mapping comprises a number of sign changes. Also, the model describes a symmetrical device, i.e. the source and drain nodes can

be interchanged without changing the electrical properties. The assignment of source and drain to the channel nodes is based on the voltages of these nodes: for an *n*-channel transistor the node at the highest potential is called drain. In a circuit simulator the nodes are denoted by their network numbers, based on the circuit configuration. Again, a transformation is necessary involving a number of sign changes, including the directional noise-current sources.

- **Preprocessing**

The complete set of all the parameters, as they occur in the equations for the various electrical quantities, is denoted as the set of actual parameters, usually called the "miniset". Each of these actual parameters can be determined by purely electrical measurements. Since most of these parameters scale with geometry and temperature the process as a whole is characterized by an enlarged set of parameters, which is denoted as the set of reference and scaling parameters, usually called the "maxiset". This set of parameters contains most of the actual parameters for a reference device, a large set of sensitivity coefficients and the reference conditions. From this, the actual parameters for an arbitrary transistor under non-reference conditions are obtained by applying a set of transformation rules to the reference parameters. The transformation rules describe the dependencies of the actual parameters on the length, width, and temperature. This procedure is called preprocessing, as it is normally done only once, prior to the actual electrical simulation.

- **Clipping**

For very uncommon geometries or temperatures, the preprocessing rules may generate parameters that are outside a physically realistic range or that may create difficulties in the numerical evaluation of the model, for example division by zero. In order to prevent this, all parameters are limited to a pre-specified range directly after the preprocessing. This procedure is called clipping.

- **Current equations**

These are all expressions needed to obtain the DC nodal currents as a function of the bias conditions. They are segmentable in equations for the channel current, the gate tunnelling current and the avalanche current.

Charge equations

These are all the equations that are used to calculate both the intrinsic and extrinsic charge quantities, which are assigned to the nodes.

- **Noise equations**

The total noise output of a transistor consists of a thermal- and a flicker noise part. which create fluctuations in the channel current. Owing to the capacitive coupling between gate and channel region, current fluctuations in the gate current are induced as well, which is referred to as induced gate noise.

Structure of the Documentation

After this introductory section, first the nomenclature as it is used in this model is defined. Next, there is a separate section on the physical background of the model. Then, each of the structural elements of MOS model 11 is discussed in detail. Finally, a chapter on the general validity range is added. More precise information on the accuracy for a certain type of transistor can be found in the appropriate process document, because such a discussion only makes sense in combination with a specific parameter set. One is therefore referred to the various “Blue Books’’ (design rules, parameter sets etc.).

11.2 Nomenclature

The symbolic representation and the recommended programming names of the quantities listed in the following sections, have been chosen in such a way to express their purpose and relations to other quantities and to preclude ambiguity and inconsistency.

11.2.1 Glossary of used symbols

All parameters which refer to the reference transistor and / or the reference temperature have a symbol with the subscript R and a programming name ending with R. All characters 0 (zero) in subscripts of parameters are represented by the capital letter O in the programming name, because often they are distinguishable with great difficulty! Scaling parameters are indicated by *S* with a subscript where the variables on which the parameter depends, preceed a semicolon whereas the parameter succeeds it, e.g. $S_{T;\theta sr}$.

List of input variables

No.	Symbol	Prog. Name	Units	Description
1	L	L	m	Drawn channel length in the lay-out of the actual transistor
2	W	W	m	Drawn channel width in the lay-out of the actual transistor
3	T_A	TA	°C	Ambient circuit temperature
4	f	F	s^{-1}	Operation frequency

External Electrical Variables

The definitions of the external electrical variables are illustrated in Fig. 66.



Figure 66: Definition of the external electrical quantities and variables

No.	Variable	Prog. Name	Units	Description
1	V_D^e	VDE	V	Potential applied to the drain node
2	V_G^e	VGE	V	Potential applied to the gate node
3	V_S^e	VSE	V	Potential applied to the source node
4	V_B^e	VBE	V	Potential applied to the bulk node
5	I_D^e	IDE	A	DC current into the drain
6	I_G^e	IGE	A	DC current into the gate
7	I_S^e	ISE	A	DC current into the source
8	I_B^e	IBE	A	DC current into the bulk
9	Q_D^e	QDE	C	Charge in the device attributed to the drain node
10	Q_G^e	QGE	C	Charge in the device attributed to the gate node
11	Q_S^e	QSE	C	Charge in the device attributed to the source node
12	Q_B^e	QBE	C	Charge in the device attributed to the bulk node
13	S_D^e	SDE	A^2s	Spectral density of the noise current into the drain
14	S_G^e	SGE	A^2s	Spectral density of the noise current into the gate
15	S_S^e	SSE	A^2s	Spectral density of the noise current into the source

No.	Variable	Prog. Name	Units	Description
16	S^e_{DG}	SDGE	A^2s	Cross spectral density between the drain and the gate noise currents
17	S^e_{GS}	SGSE	A^2s	Cross spectral density between the gate and the source noise currents
18	S^e_{SD}	SSDE	A^2s	Cross spectral density between the source and the drain noise currents

Internal Electrical Variables

No.	Variable	Progr. Name	Units	Description
1	V_{DS}	VDS	V	Drain-to-source voltage applied to the equivalent n-MOST
2	V_{GS}	VGS	V	Gate-to-source voltage applied to the equivalent n-MOST
3	V_{SB}	VSB	V	Source-to-bulk voltage applied to the equivalent n-MOST
4	I_{DS}	IDS	A	DC current through the channel flowing from drain to source
5	I_{AVL}	IAVL	A	DC current flowing from drain to bulk due to the weak-avalanche effect
6	I_{GS}	IGS	A	DC current flowing from gate to source due to the direct tunnelling effect
7	I_{GD}	IGD	A	DC current flowing from gate to drain due to the direct tunnelling effect
8	I_{GB}	IGB	A	DC current flowing from gate to bulk due to the direct tunnelling effect
9	Q_D	QD	C	Charge in the equivalent n-MOST attributed to the drain node
10	Q_G	QG	C	Charge in the equivalent n-MOST attributed to the gate node
11	Q_S	QS	C	Charge in the equivalent n-MOST attributed to the source node
12	Q_B	QB	C	Charge in the equivalent n-MOST attributed to the bulk node
13	Q_{ov0}	QOVO	C	Extrinsic charge in the equivalent n-MOST attributed to the gate-source overlap
14	Q_{ovL}	QOVL	C	Extrinsic charge in the equivalent n-MOST attributed to the gate-drain overlap
15	S_{th}	STH	A^2s	Spectral density of the thermal-noise current of the channel

16	S_{fl}	SFL	A^2s	Spectral density of the flicker-noise current of the channel
17	S_{ig}	SIG	A^2s	Spectral density of the noise current induced in the gate
18	S_{igth}	SIGTH	A^2s	Cross spectral density of the noise current induced in the gate and the thermal-noise current of the channel

11.2.2 Parameters

Parameters of the geometrical model

These parameters correspond to the geometrical model (MN, MP).

No.	Symbol	Progr. Name	Units	Description
0		LEVEL	-	Must be 1100
1	L_{ER}	LER	m	Effective channel length of the reference transistor
2	W_{ER}	WER	m	Effective channel width of the reference transistor
3	ΔL_{PS}	LVAR	m	Difference between the actual and the programmed poly-silicon gate length
4	$\Delta L_{\mathrm{overlap}}$	LAP	m	Effective channel length reduction per side due to the lateral diffusion of the source/drain dopant ions
5	ΔW_{OD}	WVAR	m	Difference between the actual and the programmed field-oxide opening
6	$\Delta W_{\mathrm{narrow}}$	WOT	m	Effective reduction of the channel width per side due to the lateral diffusion of the channel-stop dopant ions
7	T_R	TR	°C	Temperature at which the parameters for the reference transistor have been determined
8	V_{FBR}	VFBR	V	Flat-band voltage for the reference transistor at the reference temperature
9	$S_{T;V_{FB}}$	STVFB	VK^{-1}	Coefficient of the temperature dependence V_{FB}
10	k_{0R}	KOR	$\mathrm{V}^{1/2}$	Body-effect factor for the reference transistor
11	$S_{L;k_0}$	SLKO	m	Coefficient of the length dependence of k_0
12	$S_{L2;k_0}$	SL2KO	m^2	Second coefficient of the length dependence of k_0

No.	Symbol	Progr. Name	Units	Description
13	$S_{W;k_0}$	SWKO	m	Coefficient of the width dependence of k_0
14	$1/k_p$	KPINV	$V^{-1/2}$	Inverse of body-effect factor of the poly-silicon gate
15	ϕ_{BR}	PHIBR	V	Surface potential at the onset of strong inversion at the reference temperature
16	$S_{L;\phi_B}$	SLPHIB	m	Coefficient of the length dependence of ϕ_B
17	$S_{L2;\phi_B}$	SL2PHIB	m^2	Second coefficient of the length dependence of ϕ_B
18	$S_{W;\phi_B}$	SWPHIB	m	Coefficient of the width dependence of ϕ_B
19	β_{sq}	BETSQ	AV^{-2}	Gain factor for an infinite square transistor at the reference temperature
20	η_β	ETABET	-	Exponent of the temperature dependence of the gain factor
21	$f_{\beta,1}$	FBET1	-	Relative mobility decrease due to first lateral profile
22	$L_{P,1}$	LP1	m	Characteristic length of first lateral profile
23	$f_{\beta,2}$	FBET2	-	Relative mobility decrease due to second lateral profile
24	$L_{P,2}$	LP2	m	Characteristic length of second lateral profile
25	θ_{srR}	THESRR	V^{-1}	Coefficient of the mobility reduction due to surface roughness scattering for the reference transistor at the reference temperature
26	$S_{W;\theta_{sr}}$	SWTHESR	m	Coefficient of the width dependence of θ_{sr}
27	θ_{phR}	THEPHR	V^{-1}	Coefficient of the mobility reduction due to phonon scattering for the reference transistor at the reference temperature
28	η_{ph}	ETAPH	-	Exponent of the temperature dependence of θ_{ph} for the reference transistor

No.	Symbol	Progr. Name	Units	Description
29	$S_{W;\theta_{ph}}$	SWTHEPH	m	Coefficient of the width dependence of θ_{ph}
30	η_{mobR}	ETAMOBR	-	Effective field parameter for dependence on depletion/ inversion charge for the reference transistor
31	$S_{T;\eta_{mob}}$	STETAMOB	K^{-1}	Coefficient of the temperature dependence of η_{mob}
32	$S_{W;\eta_{mob}}$	SWETAMOB	m	Coefficient of the width dependence of η_{mob}
33	υ_R	NUR	-	Exponent of the field dependence of the mobility model minus 1 (i.e. ν-1) at the reference temperature
34	υ_{EXP}	NUEXP	-	Exponent of the temperature dependence of parameter ν
35	θ_{RR}	THERR	V^{-1}	Coefficient of the series resistance for the reference transistor at the reference temperature
36	η_R	ETAR	-	Exponent of the temperature dependence of θ_R
37	$S_{W;\theta_R}$	SWTHER	m	Coefficient of the width dependence of θ_R
38	θ_{R1}	THER1	V	Numerator of the gate voltage dependent part of series resistance for the reference transistor
39	θ_{R2}	THER2	V	Denominator of the gate voltage dependent part of series resistance for the reference transistor
40	θ_{satR}	THESATR	V^{-1}	Velocity saturation parameter due to optical/acoustic phonon scattering for the reference transistor at the reference temperature
41	$S_{L;\theta_{sat}}$	SLTHESAT	-	Coefficient of the length dependence of θ_{sat}
42	θ_{satEXP}	THESATEXP	-	Exponent of the length dependence of θ_{sat}

No.	Symbol	Progr. Name	Units	Description
43	η_{sat}	ETASAT	-	Exponent of the temperature dependence of θ_{sat}
44	$S_{W;\theta_{sat}}$	SWTHESAT	m	Coefficient of the width dependence of θ_{sat}
45	θ_{ThR}	THETHR	V^{-3}	Coefficient of self-heating for the reference transistor at the reference temperature
46	θ_{ThEXP}	THETHEXP	-	Exponent of the length dependence of θ_{Th}
47	$S_{W;\theta_{Th}}$	SWTHETH	m	Coefficient of the width dependence of θ_{Th}
48	σ_{dibl0}	SDIBLO	$V^{-1/2}$	Drain-induced barrier-lowering parameter for the reference transistor
49	$\sigma_{diblEXP}$	SDIBLEXP	-	Exponent of the length dependence of σ_{dibl}
50	m_{0R}	MOR	-	Parameter for short-channel subthreshold slope for the reference transistor
51	m_{0EXP}	MOEXP	-	Exponent of the length dependence of m_0
52	σ_{sfR}	SSFR	$V^{-1/2}$	Static feedback parameter for the reference transistor
53	$S_{L;\sigma_{sf}}$	SLSSF	m	Coefficient of the length dependence of σ_{sf}
54	$S_{W;\sigma_{sf}}$	SWSSF	m	Coefficient of the width dependence of σ_{sf}
55	α_R	ALPR	-	Factor of the channel length modulation for the reference transistor
56	$S_{L;\alpha}$	SLALP	-	Coefficient of the length dependence of α
57	α_{EXP}	ALPEXP	-	Exponent of the length dependence of α
58	$S_{W;\alpha}$	SWALP	m	Coefficient of the width dependence of α
59	V_P	VP	V	Characteristic voltage of the channel length modulation
60	L_{min}	LMIN	m	Minimum effective channel length in technology, used for calculation of smoothing factor *m*

No.	Symbol	Progr. Name	Units	Description
61	a_{1R}	A1R	-	Factor of the weak-avalanche current for the reference transistor at the reference temperature
62	$S_{T;a_1}$	STA1	K^{-1}	Coefficient of the temperature dependence of a_1
63	$S_{L;a_1}$	SLA1	m	Coefficient of the length dependence of a_1
64	$S_{W;a_1}$	SWA1	m	Coefficient of the width dependence of a_1
65	a_{2R}	A2R	V	Exponent of the weak-avalanche current for the reference transistor
66	$S_{L;a_2}$	SLA2	Vm	Coefficient of the length dependence of a_2
67	$S_{W;a_2}$	SWA2	Vm	Coefficient of the width dependence of a_2
68	a_{3R}	A3R	-	Factor of the drain-source voltage above which weak-avalanche occurs, for the reference transistor
69	$S_{L;a_3}$	SLA3	m	Coefficient of the length dependence of a_3
70	$S_{W;a_3}$	SWA3	m	Coefficient of the width dependence of a_3
71	I_{GINVR}	IGINVR	AV^{-2}	Gain factor for intrinsic gate tunnelling current in inversion for the reference transistor
72	B_{inv}	BINV	V	Probability factor for intrinsic gate tunnelling current in inversion
73	I_{GACCR}	IGACCR	AV^{-2}	Gain factor for intrinsic gate tunnelling current in accumulation for the reference transistor
74	B_{acc}	BACC	V	Probability factor for intrinsic gate tunnelling current in accumulation
75	V_{FBov}	VFBOV	V	Flat-band voltage for the Source/Drain overlap extensions
76	k_{ov}	KOV	$V^{1/2}$	Body-effect factor for the Source/Drain overlap extensions

No.	Symbol	Progr. Name	Units	Description
77	I_{GOVR}	IGOVR	AV^{-2}	Gain factor for Source/Drain overlap gate tunnelling current for the reference transistor
78	t_{ox}	TOX	m	Thickness of the gate-oxide layer.
79	C_{ol}	COL	Fm^{-1}	Gate overlap capacitance per unit channel width
80	-	GATENOISE	-	Flag for in/exclusion of induced gate thermal noise
81	N_{TR}	NTR	J	Coefficient of the thermal noise for the reference transistor
82	N_{FAR}	NFAR	$V^{-1}m^{-4}$	First coefficient of the flicker noise of the reference transistor
83	N_{FBR}	NFBR	$V^{-1}m^{-2}$	Second coefficient of the flicker noise of the reference transistor
84	N_{FCR}	NFCR	V^{-1}	Third coefficient of the flicker noise of the reference transistor
85	L	L	m	Drawn channel length in the lay-out of the actual transistor
86	W	W	m	Drawn channel width in the lay-out of the actual transistor
87	ΔT_A	DTA	°C	Temperature offset of the device with respect to T_A
88	N_{MULT}	MULT	-	Number of devices in parallel

Remark: The parameters *L*, *W*, and *DTA* are used to calculate the electrical parameters of the actual transistor, as specified in the section on parameter preprocessing.

Default and clipping values (geometrical model)

The default values and clipping values as used for the parameters of the geometrical MOS model, level 11 (n-channel) are listed below.

No.	Parameter	Units	Default	Clip low	Clip high
0	*LEVEL*	-	1100	-	-
1	*LER*	m	1.0×10^{-6}	1.0×10^{-10}	-
2	*WER*	m	1.0×10^{-5}	1.0×10^{-10}	-
3	*LVAR*	m	0.000	-	-
4	*LAP*	m	4.0×10^{-8}	-	-
5	*WVAR*	m	0.000	-	-
6	*WOT*	m	0.000	-	-
7	*TR*	°C	21.0	-273.15	-
8	*VFBR*	V	-1.050	-	-
9	*STVFB*	VK^{-1}	0.5×10^{-3}	-	-
10	*KOR*	$V^{1/2}$	0.500	-	-
11	*SLKO*	$V^{1/2}m$	0.000	-	-
12	*SL2KO*	$V^{1/2}m^2$	0.000	-	-
13	*SWKO*	$V^{1/2}m$	0.000	-	-
14	*KPINV*	$V^{-1/2}$	0.000	-	-
15	*PHIBR*	V	0.950	-	-
16	*SLPHIB*	Vm	0.000	-	-
17	*SL2PHIB*	Vm^2	0.000	-	-
18	*SWPHIB*	Vm	0.000	-	-
19	*BETSQ*	AV^{-2}	3.709×10^{-4}	-	-
20	*ETABET*	-	1.300	-	-
21	*FBET1*	-	0.000	-	-

No.	Parameter	Units	Default	Clip low	Clip high
22	*LP1*	m	0.8×10^{-6}	1.0×10^{-10}	-
23	*FBET2*	-	0.000	-	-
24	*LP2*	m	0.8×10^{-6}	1.0×10^{-10}	-
25	*THESRR*	V^{-1}	0.400	-	-
26	*SWTHESR*	m	0.000	-	-
27	*THEPHR*	V^{-1}	1.29×10^{-2}	-	-
28	*ETAPH*	-	1.750	-	-
29	*SWTHEPH*	m	0.000	-	-
30	*ETAMOBR*	-	1.40	-	-
31	*STETAMOB*	K^{-1}	0.000	-	-
32	*SWETAMOB*	m	0.000	-	-
33	*NUR*	-	1.000	-	-
34	*NUEXP*	-	5.250	-	-
35	*THERR*	V^{-1}	0.155	1.0×10^{-10}	-
36	*ETAR*	-	0.950	-	-
37	*SWTHER*	m	0.000	-	-
38	*THER1*	V	0.000	-	-
39	*THER2*	V	1.000	-	-
40	*THESATR*	V^{-1}	0.500	-	-
41	*SLTHESAT*	-	1.000	-	-
42	*THESATEXP*	-	1.000	0.000	-
43	*ETASAT*	-	1.040	-	-
44	*SWTHESAT*	m	0.000	-	-
45	*THETHR*	V^{-3}	1.0×10^{-3}	-	-
46	*THETHEXP*	-	1.000	0.000	-
47	*SWTHETH*	m	0.000	-	-

No.	Parameter	Units	Default	Clip low	Clip high
48	*SDIBLO*	$V^{-1/2}$	2.0×10^{-3}	-	-
49	*SDIBLEXP*	-	1.350	-	-
50	*MOR*	-	0.000	-	-
51	*MOEXP*	-	1.340	-	-
52	*SSSFR*	$V^{-1/2}$	6.25×10^{-3}	-	-
53	*SLSSF*	m	1.0×10^{-6}	-	-
54	*SWSSF*	m	0.000	-	-
55	*ALPR*	-	1.0×10^{-2}	-	-
56	*SLALP*	-	1.000	-	-
57	*ALPEXP*	-	1.000	0.000	-
58	*SWALP*	m	0.000	-	-
59	*VP*	V	5.0×10^{-2}	-	-
60	*LMIN*	m	1.5×10^{-7}	1.0×10^{-10}	-
61	*A1R*	-	6.000	-	-
62	*STA1*	K^{-1}	0.000	-	-
63	*SLA1*	m	0.000	-	-
64	*SWA1*	m	0.000	-	-
65	*A2R*	V	38.00	-	-
66	*SLA2*	Vm	0.000	-	-
67	*SWA2*	Vm	0.000	-	-
68	*A3R*	-	1.000	-	-
69	*SLA3*	m	0.000	-	-
70	*SWA3*	m	0.000	-	-
71	*IGINVR*	AV^{-2}	0.000	0.000	-
72	*BINV*	V	48.00	0.000	-
73	*IGACCR*	AV^{-2}	0.000	0.000	-

No.	Parameter	Units	Default	Clip low	Clip high
74	*BACC*	V	48.00	0.000	-
75	*VFBOV*	V	0.000	-	-
76	*KOV*	$V^{1/2}$	2.500	1.0×10^{-12}	-
77	*IGOVR*	AV^{-2}	0.000	0.000	-
78	*TOX*	m	3.2×10^{-9}	1.0×10^{-12}	-
79	*COL*	Fm^{-1}	3.2×10^{-10}	-	-
80	*GATENOISE*	-	0.000	0.000	1.000
81	*NTR*	J	1.656×10^{-20}	-	-
82	*NFAR*	$V^{-1}m^{-4}$	1.573×10^{22}	-	-
83	*NFBR*	$V^{-1}m^{-2}$	4.752×10^{8}	-	-
84	*NFCR*	V^{-1}	0.000	-	-
85	*L*	m	2.000×10^{-6}	-	-
86	*W*	m	1.000×10^{-5}	-	-
87	*DTA*	K	0.000	-	-
88	*MULT*	-	1.000	0.000	-

The default values and clipping values as used for the parameters of the geometrical MOS model, level 11 (p-channel) are listed below.

No.	Parameter	Units	Default	Clip low	Clip high
0	*LEVEL*	-	1100	-	-
1	*LER*	m	1.0×10^{-6}	1.0×10^{-10}	-
2	*WER*	m	1.0×10^{-5}	1.0×10^{-10}	-
3	*LVAR*	m	0.000	-	-
4	*LAP*	m	4.0×10^{-8}	-	-
5	*WVAR*	m	0.000	-	-
6	*WOT*	m	0.000	-	-
7	*TR*	°C	21.0	-273.15	-
8	*VFBR*	V	-1.050	-	-
9	*STVFB*	VK^{-1}	0.5×10^{-3}	-	-
10	*KOR*	$V^{1/2}$	0.500	-	-
11	*SLKO*	$V^{1/2}m$	0.000	-	-
12	*SL2KO*	$V^{1/2}m^2$	0.000	-	-
13	*SWKO*	$V^{1/2}m$	0.000	-	-
14	*KPINV*	$V^{-1/2}$	0.000	-	-
15	*PHIBR*	V	0.950	-	-
16	*SLPHIB*	Vm	0.000	-	-
17	*SL2PHIB*	Vm^2	0.000	-	-
18	*SWPHIB*	Vm	0.000	-	-
19	*BETSQ*	AV^{-2}	1.150×10^{-4}	-	-
20	*ETABET*	-	0.500	-	-
21	*FBET1*	-	0.000	-	-
22	*LP1*	m	0.8×10^{-6}	1.0×10^{-10}	-

No.	Parameter	Units	Default	Clip low	Clip high
23	*FBET2*	-	0.730	-	-
24	*LP2*	m	0.8×10^{-6}	1.0×10^{-10}	-
25	*THESRR*	V^{-1}	1.0×10^{-3}	-	-
26	*SWTHESR*	m	0.000	-	-
27	*THEPHR*	V^{-1}	1.29×10^{-2}	-	-
28	*ETAPH*	-	1.750	-	-
29	*SWTHEPH*	m	0.000	-	-
30	*ETAMOBR*	-	3.000	-	-
31	*STETAMOB*	K^{-1}	0.000	-	-
32	*SWETAMOB*	m	0.000	-	-
33	*NUR*	-	1.000	-	-
34	*NUEXP*	-	3.230	-	-
35	*THERR*	V^{-1}	0.080	1.0×10^{-10}	-
36	*ETAR*	-	0.400	-	-
37	*SWTHER*	m	0.000	-	-
38	*THER1*	V	0.000	-	-
39	*THER2*	V	1.000	-	-
40	*THESATR*	V^{-1}	0.200	-	-
41	*SLTHESAT*	-	1.000	-	-
42	*THESATEXP*	-	1.000	0.000	-
43	*ETASAT*	-	0.860	-	-
44	*SWTHESAT*	m	0.000	-	-
45	*THETHR*	V^{-3}	0.5×10^{-3}	-	-
46	*THETHEXP*	-	1.000	0.000	-
47	*SWTHETH*	m	0.000	-	-
48	*SDIBLO*	$V^{-1/2}$	1.0×10^{-3}	-	-

No.	Parameter	Units	Default	Clip low	Clip high
49	*SDIBLEXP*	-	1.350	-	-
50	*MOR*	-	0.000	-	-
51	*MOEXP*	-	1.340	-	-
52	*SSSFR*	$V^{-1/2}$	6.25×10^{-3}	-	-
53	*SLSSF*	m	1.0×10^{-6}	-	-
54	*SWSSF*	m	0.000	-	-
55	*ALPR*	-	1.0×10^{-2}	-	-
56	*SLALP*	-	1.000	-	-
57	*ALPEXP*	-	1.000	0.000	-
58	*SWALP*	m	0.000	-	-
59	*VP*	V	5.0×10^{-2}	-	-
60	*LMIN*	m	1.5×10^{-7}	1.0×10^{-10}	-
61	*A1R*	-	6.000	-	-
62	*STA1*	K^{-1}	0.000	-	-
63	*SLA1*	m	0.000	-	-
64	*SWA1*	m	0.000	-	-
65	*A2R*	V	38.00	-	-
66	*SLA2*	Vm	0.000	-	-
67	*SWA2*	Vm	0.000	-	-
68	*A3R*	-	1.000	-	-
69	*SLA3*	m	0.000	-	-
70	*SWA3*	m	0.000	-	-
71	*IGINVR*	AV^{-2}	0.000	0.000	-
72	*BINV*	V	87.50	0.000	-
73	*IGACCR*	AV^{-2}	0.000	0.000	-
74	*BACC*	V	48.00	0.000	-

No.	Parameter	Units	Default	Clip low	Clip high
75	*VFBOV*	V	0.000	-	-
76	*KOV*	$V^{1/2}$	2.500	1.0×10^{-12}	-
77	*IGOVR*	AV^{-2}	0.000	0.000	-
78	*TOX*	m	3.2×10^{-9}	1.0×10^{-12}	-
79	*COL*	Fm^{-1}	3.2×10^{-10}	-	-
80	*GATENOISE*	-	0.000	0.000	1.000
81	*NTR*	J	1.656×10^{-20}	-	-
82	*NFAR*	$V^{-1}m^{-4}$	3.825×10^{23}	-	-
83	*NFBR*	$V^{-1}m^{-2}$	1.015×10^{8}	-	-
84	*NFCR*	V^{-1}	7.300×10^{-9}	-	-
85	*L*	m	2.000×10^{-6}	-	-
86	*W*	m	1.000×10^{-5}	-	-
87	*DTA*	K	0.000	-	-
88	*MULT*	-	1.000	0.000	-

Parameters of the electrical model

These parameter correspond to the electrical model (MNE, MPE).

No.	Symbol	Progr. Name	Units	Description
0		LEVEL	-	Must be 1100
1	V_{FB}	VFB	V	Flat-band voltage for the actual transistor at the actual temperature
2	k_0	K0	$V^{1/2}$	Body-effect factor for the actual transistor
3	*1/kp*	KPINV	$V^{-1/2}$	Inverse of body-effect of the poly-silicon gate for the actual transistor
4	ϕ_B	PHIB	V	Surface potential at the onset of strong inversion for the actual transistor at the actual temperature
5	β	BET	AV^{-2}	Gain factor for the actual transistor at the actual temperature
6	θ_{sr}	THESR	V^{-1}	Coefficient of the mobility reduction due to surface roughness scattering for the actual transistor at the actual temperature
7	θ_{ph}	THEPH	V^{-1}	Coefficient of the mobility reduction due to phonon scattering for the actual transistor at the actual temperature
8	η_{mob}	ETAMOB	-	Effective field parameter for dependence on depletion/ inversion charge for the actual transistor at the actual temperature
9	ν	NU	-	Exponent of field dependence of mobility model at the actual temperature
10	θ_R	THER	V^{-1}	Coefficient of the series resistance for the actual transistor at the actual temperature: $\theta_R = 2 \cdot \beta \cdot R_S$
11	θ_{R1}	THER1	V	Numerator of the gate voltage dependent part of series resistance for the actual transistor
12	θ_{R2}	THER2	V	Denominator of the gate voltage dependent part of series resistance for the actual transistor

No.	Symbol	Progr. Name	Units	Description
13	θ_{sat}	THESAT	V^{-1}	Velocity saturation parameter due to optical/acoustic phonon scattering for the actual transistor at the actual temperature
14	θ_{Th}	THETH	V^{-3}	Coefficient of self-heating for the actual transistor at the actual temperature
15	σ_{dibl}	SDIBL	$V^{-1/2}$	Drain-induced barrier-lowering parameter for the actual transistor
16	m0	MO	-	Parameter for (short-channel) subthreshold slope for the actual transistor
17	σ_{sf}	SSF	$V^{-1/2}$	Static-feedback parameter for the actual transistor
18	α	ALP	-	Factor of the channel-length modulation for the actual transistor
19	V_P	VP	V	Characteristic voltage of the channel-length modulation
20	m	MEXP	-	Smoothing factor for the actual transistor
21	ϕ_T	PHIT	V	Thermal voltage at the actual temperature
22	a_1	A1	-	Factor of the weak-avalanche current for the actual transistor at the actual temperature
23	a_2	A2	V	Exponent of the weak-avalanche current for the actual transistor
24	a_3	A3	-	Factor of the drain-source voltage above which weak-avalanche occurs for the actual transistor
25	I_{GINV}	IGINV	AV^{-2}	Gain factor for intrinsic gate tunnelling current in inversion for the actual transistor
26	B_{INV}	BINV	V	Probability factor for intrinsic gate tunnelling current in inversion
27	I_{GACC}	IGACC	AV^{-2}	Gain factor for intrinsic gate tunnelling current in accumulation for the actual transistor
28	B_{ACC}	BACC	V	Probability factor for intrinsic gate tunnelling current in accumulation

No.	Symbol	Progr. Name	Units	Description
29	V_{FBov}	VFBOV	V	Flat-band voltage for the Source/Drain overlap extensions
30	k_{ov}	KOV	$V^{1/2}$	Body-effect factor for the Source/Drain overlap extensions
31	I_{GOV}	IGOV	AV^{-2}	Gain factor for Source/Drain overlap gate tunnelling current for the actual transistor
32	C_{ox}	COX	F	Oxide capacitance for the intrinsic channel for the actual transistor
33	C_{GDO}	CGDO	F	Oxide capacitance for the gate-drain overlap for the actual transistor
34	C_{GSO}	CGSO	F	Oxide capacitance for the gate-source overlap for the actual transistor
35	-	GATENOISE		Flag for in/exclusion of induced gate thermal noise
36	N_T	NT	J	Coefficient of the thermal noise for the actual transistor at the actual temperature
37	N_{FA}	NFA	$V^{-1}m^{-4}$	First coefficient of the flicker noise for the actual transistor
38	N_{FB}	NFB	$V^{-1}m^{-2}$	Second coefficient of the flicker noise for the actual transistor
39	N_{FC}	NFC	V^{-1}	Third coefficient of the flicker noise for the actual transistor
40	t_{ox}	TOX	m	Thickness of the gate-oxide layer
41	N_{MULT}	MULT	-	Number of devices operating in parallel

✓ Note

The parameter t_{ox} is used for calculation of the effective oxide thickness (due to quantum-mechanical effects) and the 1/f noise, not for the calculation of β !!!

Default and clipping values (electrical model)

The default values and clipping values as used for the parameters of the electrical MOS model, level 11 (n-channel) are listed below.

No.	**Parameter**	Units	**Default**	Clip low	**Clip high**
0	*LEVEL*	-	1100	-	-
1	*VFB*	V	-1.0500	-	-
2	*KO*	$V^{1/2}$	0.5000	1.0×10^{-12}	-
3	*KPINV*	$V^{-1/2}$	0.000	0.000	-
4	*PHIB*	V	0.9500	1.0×10^{-12}	-
5	*BET*	AV^{-2}	1.9215×10^{-3}	0.0	-
6	*THESR*	V^{-1}	0.3562	1.0×10^{-12}	-
7	*THEPH*	$V^{-1/2}$	1.29×10^{-02}	1.0×10^{-12}	-
8	*ETAMOB*	-	1.4000	0.000	-
9	*NU*	-	2.0000	1.000	-
10	*THER*	V^{-1}	8.12×10^{-2}	0.000	-
11	*THER1*	V	0.0000	0.000	-
12	*THER2*	V	1.0000	0.000	-
13	*THESAT*	V^{-1}	0.2513	0.000	-
14	*THETH*	V^{-3}	1.0×10^{-5}	0.000	-
15	*SDIBL*	$V^{-1/2}$	8.53×10^{-4}	1.0×10^{-12}	-
16	*MO*	V	0.0000	0.000	0.500
17	*SSF*	$V^{-1/2}$	0.0120	1.0×10^{-12}	-
18	*ALP*	-	0.0250	0.000	-
19	*VP*	V	0.0500	1.0×10^{-12}	-
20	*MEXP*	-	5.0000	1.000	-
21	*PHIT*	V	2.663×10^{-2}	1.0×10^{-12}	-

No.	**Parameter**	Units	**Default**	Clip low	**Clip high**
22	*A1*	-	6.0221	0.000	-
23	*A2*	V	38.017	1.0×10^{-12}	-
24	*A3*	-	0.6407	0.000	-
25	*IGINV*	AV^{-2}	0.0000	0.000	-
26	*BINV*	V	48.000	0.000	-
27	*IGACC*	AV^{-2}	0.0000	0.000	-
28	*BACC*	V	48.000	0.000	-
29	*VFBOV*	V	0.0000	-	-
30	*KOV*	$V^{1/2}$	2.5000	1.0×10^{-12}	-
31	*IGOV*	AV^{-2}	0.0000	0.000	-
32	*COX*	F	2.98×10^{-14}	0.000	-
33	*CGDO*	F	6.392×10^{-15}	0.000	-
34	*CGSO*	F	6.392×10^{-15}	0.000	-
35	*GATENOISE*	-	0.0000	0.000	1.000
36	*NT*	J	1.656×10^{-20}	0.000	-
37	*NFA*	$V^{-1}m^{-4}$	8.323×10^{22}	1.0×10^{-12}	-
38	*NFB*	$V^{-1}m^{-4}$	2.514×10^{7}	-	-
39	*NFC*	V^{-1}	0.0000	-	-
40	*TOX*	m	3.2×10^{-9}	1.0×10^{-12}	-
41	*MULT*	-	1.000	0.000	-

The default values and clipping values as used for the parameters of the electrical MOS model, level 11(p-channel) are listed below.

No.	**Parameter**	Units	**Default**	Clip low	**Clip high**
0	*LEVEL*	-	1100	-	-
1	*VFB*	V	-1.0500	-	-
2	*KO*	$V^{1/2}$	0.5000	1.0×10^{-12}	-
3	*KPINV*	$V^{-1/2}$	0.000	0.000	-
4	*PHIB*	V	0.9500	1.0×10^{-12}	-
5	*BET*	AV^{-2}	3.8140×10^{-4}	0.0	-
6	*THESR*	V^{-1}	0.7300	1.0×10^{-12}	-
7	*THEPH*	$V^{-1/2}$	0.0010	1.0×10^{-12}	-
8	*ETAMOB*	-	3.0000	0.000	-
9	*NU*	-	2.0000	1.000	-
10	*THER*	V^{-1}	7.90×10^{-2}	0.000	-
11	*THER1*	V	0.0000	0.000	-
12	*THER2*	V	1.0000	0.000	-
13	*THESAT*	V^{-1}	0.1728	0.000	-
14	*THETH*	V^{-3}	0.0000	0.000	-
15	*SDIBL*	$V^{-1/2}$	3.551×10^{-5}	1.0×10^{-12}	-
16	*MO*	V	0.0000	0.000	0.500
17	*SSF*	$V^{-1/2}$	0.0100	1.0×10^{-12}	-
18	*ALP*	-	0.0250	0.000	-
19	*VP*	V	0.0500	1.0×10^{-12}	-
20	*MEXP*	-	5.0000	1.000	-
21	*PHIT*	V	2.663×10^{-2}	1.0×10^{-12}	-
22	*A1*	-	6.8583	0.000	-

No.	**Parameter**	Units	**Default**	Clip low	**Clip high**
23	*A2*	V	57.324	1.0×10^{-12}	-
24	*A3*	-	0.4254	0.000	-
25	*IGINV*	AV^{-2}	0.0000	0.000	-
26	*BINV*	V	87.500	0.000	-
27	*IGACC*	AV^{-2}	0.0000	0.000	-
28	*BACC*	V	48.000	0.000	-
29	*VFBOV*	V	0.0000	-	-
30	*KOV*	$V^{1/2}$	2.5000	1.0×10^{-12}	-
31	*IGOV*	AV^{-2}	0.0000	0.000	-
32	*COX*	F	2.717×10^{-14}	0.000	-
33	*CGDO*	F	6.358×10^{-15}	0.000	-
34	*CGSO*	F	6.358×10^{-15}	0.000	-
35	*GATENOISE*	-	0.0000	0.000	1.000
36	*NT*	J	1.656×10^{-20}	0.000	-
37	*NFA*	$V^{-1}m^{-4}$	1.900×10^{22}	1.0×10^{-12}	-
38	*NFB*	$V^{-1}m^{-4}$	5.043×10^{6}	-	-
39	*NFC*	V^{-1}	3.627×10^{-10}	-	-
40	*TOX*	m	3.2×10^{-9}	1.0×10^{-12}	-
41	*MULT*	-	1.000	0.000	-

11.2.3 Model constants

The following is a list of constants hardcoded in the model.

No.	Constant	Progr. Name	Units	Description
1	T_0	TO	K	Offset for conversion from Celsius to Kelvin temperature scale (273.15)
2	k	KB	JK^{-1}	Boltzmann constant $(1.3806226 \cdot 10^{-23})$
3	q	Q	C	Elementary unit charge $(1.6021918 \cdot 10^{-19})$
4	ε_{ox}	EPSOX	Fm^{-1}	Absolute permittivity of the oxide layer $(3.453143800 \cdot 10^{-11})$
5	QM_N	QMN	$Vm^{4/3}C^{-2/3}$	Constant of quantum-mechanical behavior of electrons $(5.951993.10^{+00})$
6	QM_p	QMP	$Vm^{4/3}C^{-2/3}$	Constant of quantum-mechanical behavior of holes $(7.448711.10^{+00})$
7	χ_{BN}	CHIBN	V	Tunnelling barrier height for electrons for Si/SiO2-structure $(3.1.10^{+00})$
8	χ_{Bp}	CHIBP	V	Tunnelling barrier height for holes for Si/SiO2-structure $(4.5.10^{+00})$

11.3 Pstar specific items

11.3.1 Syntax

n-channel geometrical model	:	MN_n (D, G, S, B)	<parameters>
p-channel geometrical model	:	MP_n (D, G, S, B)	<parameters>
n-channel electrical model	:	MNE_n (D, G, S, B)	<parameters>
p-channel electrical model	:	MPE_n (D, G, S, B)	<parameters>

n	:	occurrence indicator
<parameters>	:	list of model parameters

D, G, S and B are drain, gate, source and bulk terminals respectively.

11.3.2 The ON/OFF condition

The solution for a circuit involves a process of successive calculations. The calculations are started from a set of 'initial guesses' for the electrical quantities of the non-linear elements. A simplified DCAPPROX mechanism for devices using ON / OFF keywords is mentioned in [9]. By default the devices start in the default state.

n-channel			
	Default	ON	OFF
V_{DS}	1.25	1.25	2.5
V_{GS}	1.25	1.25	0.0
V_{SB}	0.0	0.0	0.0

p-channel			
	Default	ON	OFF
V_{DS}	-1.25	-1.25	-2.5
V_{GS}	-1.25	-1.25	0.0
V_{SB}	0.0	0.0	0.0

11.3.3 Numerical adaptation

To implement the model in a circuit simulator, care must be taken of the numerical stability of the simulation program. A small non-physical conductance, G_{min}, is connected between the nodes *D* and *S*. The value of the conductance is 10^{-15} [1 / Ω].

11.3.4 DC operating point

The DC operating point output facility gives information on the state of a device at its operation point. Besides terminal currents and voltages, the magnitudes of linearized internal elements are given. In some cases meaningful quantities can be derived which are then also given (e.g. f_T). The objective of the DC operating-facility is twofold:

- Calculate small-signal equivalent circuit element values.
- Open a window on the internal bias conditions of the device and its basic capabilities.

Below the printed items are described. $C_{x(y)}$ indicates the derivate of the charge Q at terminal x to the voltage at terminal y, when all other terminals remain constant.

Quantity	**Equation**	**Description**
Level	1100	Model level
IDS	I_{DS}	Drain current, excluding avalanche and tunnel currents
IAVL	I_{avl}	Substrate current due to weak-avalanche
IGS	I_{GS}	Gate-to-source current due to direct tunnelling
IGD	I_{GD}	Gate-to-drain current due to direct tunnelling
IGB	I_{GB}	Gate-to-bulk current due to direct tunnelling
VDS	V_{DS}	Drain-Source voltage
VGS	V_{GS}	Gate-Source voltage
VSB	V_{SB}	Source-Bulk voltage
VTO	V_{TO}	Zero-bias threshold voltage
VTS	V_{TS}	Threshold voltage including back-bias effects

Quantity	Equation	Description
VTH	V_{TH}	Threshold voltage including back-bias and drain-bias effects
VGT	V_{inv_0}	Effective gate drive including back-bias and drain voltage effects
VDSS	V_{DSAT}	Drain saturation voltage at actual bias
VSAT	$V_{DS} - V_{DSAT}$	Saturation limit
GM	dI_{DS}/dV_{GS}	Transconductance (assumed $V_{ds}>0$)
GMB	dI_{DS}/dV_{BS}	Substrate-transconductance (assumed $V_{ds}>0$)
GDS	dI_{DS}/dV_{DS}	Output conductance
CD(D)	dQ_D/dV_D	
CD(G)	$- dQ_D/dV_G$	
CD(S)	$- dQ_D/dV_S$	
CD(B)	$- dQ_D/dV_B$	
CG(D)	$- dQ_G/dV_D$	
CG(G)	$+dQ_G/dV_G$	
CG(S)	$- dQ_G/dV_S$	
CG(B)	$- dQ_G/dV_B$	
CS(D)	$- dQ_S/dV_D$	
CS(G)	$- dQ_S/dV_G$	
CS(S)	$+dQ_S/dV_S$	
CS(B)	$- dQ_S/dV_B$	
CB(D)	$- dQ_B/dV_D$	
CB(G)	$- dQ_B/dV_G$	
CB(S)	$- dQ_B/dV_S$	

Quantity	Equation	Description
CB(B)	dQ_B/dV_B	
CGDOL	$-\partial Q_{ov_L}/\partial V_{DS}$	Gate-drain overlap capacitance of the actual transistor
CGSOL	$\partial Q_{ov_0}/\partial V_{GS}$	Gate-source overlap capacitance of the actual transistor
WEFF		Effective channel width for geometrical models
LEFF		Effective channel length for geometrical models
U	g_m/g_{ds}	Transistor gain
ROUT	$1/g_{ds}$	Small-signal output resistance
VEARLY	$\lvert I_{DS}\rvert/g_{ds}$	Equivalent Early voltage
KEFF	k_0	Body effect parameter
BEFF	$\frac{2\lvert I_{DS}\rvert}{V_{inv_0}^2}$	Gain factor
FUG	$\frac{g_m}{2\cdot\pi\cdot(C_{G(G)}+C_{GS_{ov}}+C_{GD_{ov}})}$	Unity gain frequency at actual bias
SQRT(SFW)	$\sqrt{S_{th}}/g_m$	Input-referred RMS white noise voltage density
SQRT(SFF)	$\sqrt{S_{fl}(1kHz)}/g_m$	Input-referred RMS white noise voltage density at 1 kHz
FKNEE	$1Hz\cdot S_{fl}(1Hz)/S_{th}$	Cross-over frequency above which white noise is dominant

Remarks:

- When V_{ds}<0, g_m and g_{mb} are calculated with drain and source terminals interchanged. The terminal voltages and I_{DS} keep their sign.

- The signs of *VTO* and *VTS* follow the conventions of the model parameter set. The parameter set is always assumed to correspond to an n-channel device.

- *W* and *L* are not available for the electrical MOS models.

- *MULT* is a scaling parameter that multiplies all currents and charges by the value of *MULT*. This is equivalent to putting *MULT* (a number) MOS transistors in parallel. And as a consequence *MULT* effects the operating point output.

A non-existent conductance, G_{min}, is connected between the nodes *D* and *S*. This conductance G_{min} does not influence the DC-operating point.

- Zero-bias threshold voltage:

$$V_{TO} = V_{FB} + P_D \cdot (\phi_B + 2 \cdot \phi_T) + k_0 \cdot \sqrt{\phi_B + 2 \cdot \phi_T}$$

- Threshold voltage including back-bias effects :

$$V_{TS} = V_{FB} + P_D \cdot (V_{SB_t} + 2 \cdot \phi_T) - (V_{SB_t} - \phi_B) + k_0 \cdot \sqrt{V_{SB_t} + 2 \cdot \phi_T}$$

- Threshold voltage including back-bias and drain-bias effects:

$$V_{TH} = V_{FB} + P_D \cdot (V_{SB_t} + 2 \cdot \phi_T) - (V_{SB_t} - \phi_B) + k_0 \cdot \sqrt{V_{SB_t} + 2 \cdot \phi_T} - \Delta V_G$$

11.4 Physics

11.4.1 Comments and Physical Background

In this section some physical background on the current, charge and noise description of MOS Model 11 will be given. For the full details of the physical background of the drain-source channel current equations the reader is referred to [33], [34], [36] - [38]. The gate current, charge and noise equations have been newly developed and their physical background will be discussed in a future report. All equations referred to are to be found in section 11.4.2

Comments on Current Equations

Conventional MOS models such as MOS Model 9 and BSIM4 are threshold-voltage-based models, which make use of approximate expressions of the drain-source channel current I_{DS} in the weak-inversion region (i.e. subthreshold) and in the strong-inversion region (i.e. well above threshold). These approximate equations are tied together using a mathematical smoothing function, resulting in neither a physical nor an accurate description of I_{DS} in the moderate inversion region (i.e. around threshold). With the constant downscaling of supply voltage the moderate inversion region becomes more and more important, and an accurate description of this region is thus essential.

A more accurate type of model is the surface-potential-based model, where the channel current I_{DS} is split up in a drift (I_{drift}) and a diffusion (I_{diff}) component, which are a function of the gate bias V_{GB} and the surface potential at the source (ψ_{s_0}) and the drain (ψ_{s_L}) side. In this way I_{DS} can be accurately described using one equation for all operating regions (i.e. weak, moderate and strong-inversion). MOS Model 11 is a surface-potential-based model.

Surface Potential

The surface potential ψ_s is defined as the electrostatic potential at the gate oxide/substrate interface with respect to the neutral bulk (due to the band bending, see Figure 67a). For an n-MOS transistor with uniform doping concentration it can be calculated from the following implicit relation:

$$\left(\frac{V_{GB}-V_{FB}-\psi_p-\psi_s}{k_0}\right)^2 = \psi_s + \phi_T\cdot\left[\exp\left(-\frac{\psi_s}{\phi_T}\right)-1\right]$$

$$+\phi_T\cdot\exp\left(-\frac{\phi_B+V}{(1+m_0)\cdot\phi_T}\right)\cdot\left[\exp\left(\frac{\psi_s}{(1+m_0)\cdot\phi_T}\right)-1\right]$$

where V is the quasi-Fermi potential, which ranges from V_{SB} at the source side to V_{DB} at the drain side. The parameter m_0 has been added to model the non-ideal sub-threshold behaviour of short-channel transistors[1], and ψ_p is the potential drop in the polysilicon gate material due to the poly-depletion effect. The latter is given by[2]:

$$\psi_p = \begin{cases} 0 & V_{GB}\le V_{FB} \\ \left(\sqrt{V_{GB}-V_{FB}-\psi_s+\frac{k_p^2}{4}}-\frac{k_p}{2}\right)^2 & V_{GB}>V_{FB} \end{cases}$$

In Figure 67b the surface potential is shown as a function of gate bias for a typical n-type MOS device. The surface potential ψ_s is implicitly related to the gate bias V_{GB} and the quasi-Fermi potential V , and cannot be calculated analytically. It can only be calculated using an iterative solution, which in general is computation-time consuming. In MOS Model 11 an explicit approximation of the surface potential is used, which has partly been treated in [34]. In the inversion region $V_{GB}>V_{FB}$ the surface potential is approximated by $\psi_{s_{inv}}$ given by eqs. 11.18 - 11.20 and 11.27 - 11.32, where variable Δacc is used to describe the influence of majority carriers. In the accumulation region ($V_{GB}<V_{FB}$) the surface potential is approximated by $\psi_{s_{acc}}$ given by eqs. 11.33 - 11.35. The total surface potential ψ_s is simply given by $\psi_{s_{inv}}+\psi_{s_{acc}}$.

1. Parameter $m_0 = 0$ for the ideal long-channel case.

2. For $V_{GB}<V_{FB}$ an accumulation layer is formed in both the substrate silicon and the gate polysilicon, in this case ψ_p is slightly negative and weakly dependent on V_{GB}. This effect has been neglected.



Figure 67: Upper figure: The energy band diagram of an n-type MOS transistor in inversion $V_{GB} > V_{FB}$, where ψ_s is the surface potential, ψ_p is the potential drop in the gate due to the poly-depletion effect, V is the quasi-Fermi potential and ϕ_F is the intrinsic Fermi-potential ($\phi_B = 2 \cdot \phi_F$). Lower figure: The surface potential as a function of gate bias for different values of quasi-Fermi potential V ($m_0 = 0$).

A surface-potential-based model automatically incorporates the pinch-off condition at the drain side, and as a result it gives a description of both the linear (or ohmic) region and the saturation region for the ideal long-channel case. In this case the saturation voltage V_{DSAT} (i.e. the drain-source voltage above which saturation occurs) corresponds to eq. (11.21). For short-channel devices, however, no real pinch-off occurs and the saturation voltage is affected by velocity saturation and series-resistance. In this case the saturation voltage V_{DSAT} is calculated using eqs. (11.21)-(11.25). The transition from linear to saturation region is no longer automatically described by the surface-potential-based model. This has been solved in the same way as in [39] by introducing an effective drain-source bias V_{DS_x} which changes smoothly from V_{DS} in the linear region to V_{DSAT} in the saturation region, see eq. (11.26).

A surface-potential-based model makes no use of threshold voltage V_T. Circuit designers, however, are used to think in terms of threshold voltage, and as a consequence it would be useful to have a description of V_T in the framework of a surface-potential-model. It has been found that an accurate expression of threshold voltage is simply given by:

$$V_T = V_{FB} + \left(1 + \frac{k_0^2}{k_p^2}\right) \cdot (V_{SB} + \phi_B + 2 \cdot \phi_T) - V_{SB} + k_0 \cdot \sqrt{V_{SB} + \phi_B + 2 \cdot \phi_T}$$

The threshold voltage and other important parameters for circuit design are part of the operating point output as given in Section 11.3.4.

Channel Current

Neglecting the influence of gate and bulk current, the channel current can be written as: $I_{DS} = I_{drift} + I_{diff}$ where ideally the drift component I_{drift} can be approximated by (for $V_{GB} > V_{FB}$):

$$I_{drift} = \beta \cdot \left(\frac{2 \cdot \left[V_{GB} - V_{FB} - \frac{\psi_{s_L} + \psi_{s_0}}{2} \right]}{1 + \sqrt{1 + \frac{4}{k_p^2} \cdot \left[V_{GB} - V_{FB} - \frac{\psi_{s_L} + \psi_{s_0}}{2} \right]}} - k_0 \cdot \sqrt{\frac{\psi_{s_L} + \psi_{s_0}}{2}} \right) \cdot (\psi_{s_L} - \psi_{s_0})$$

and the diffusion component I_{diff} can be approximated by (for $V_{GB} > V_{FB}$):

$$I_{diff} = \beta \cdot \phi_T \cdot (Q_{inv_L} - Q_{inv_0}) \cdot \frac{t_{ox}}{\varepsilon_{ox}}$$

In the latter equation Q_{inv_0} and Q_{inv_L} denote the inversion-layer charge density at the source and drain side, respectively, which are given by eqs. (11.54)-(11.56) (where $Q_{inv} = -\varepsilon_{ox}/t_{ox} \cdot V_{inv}$).

In the non-ideal case the channel current is affected by several physical effects, such as drain-induced barrier lowering, static feedback, mobility reduction, series-resistance, velocity saturation, channel length modulation and self-heating, which have to be taken into account in the channel current expression:

- In threshold-voltage-based models drain-induced barrier lowering and static feedback are traditionally implemented as a decrease in threshold voltage with drain bias. Here these effects have been implemented as an increase in effective gate bias ΔV_G given by eqs. (11.11)-(11.17). An effective drain-source voltage $V_{DS_{eff}}$ has been used to preserve non-singular behaviour in the higher-order derivatives of I_{DS} at $V_{DS} = 0$ V.

- The effects of mobility reduction and series-resistance on channel current have been described in [37], and have consequently been implemented using eqs. (11.47) and (11.51), respectively.

- The effect of velocity saturation has been modelled along the same lines as was done in [38] with the exception of the electrical field distribution. In [38] the influence of the electron velocity saturation expression

  $$v = \frac{\mu \cdot E_{\parallel}}{\sqrt{1 + (\mu/v_{sat} \cdot E_{\parallel})^2}}$$

  was approximated assuming that the lateral electric field $E_{\parallel}$ in the denominator is constant and equal to $(\psi_{s_L} - \psi_{s_0})/L$. Here we assume that $E_{\parallel}$ (in the denominator) increases linearly along the channel (from 0 at the source to $2 \cdot (\psi_{s_L} - \psi_{s_0})/L$ at the drain), and obtain a more accurate expression for velocity saturation, which has been implemented using eq. (11.49).

- The effect of channel length modulation and self-heating on channel current have been described in [38], and have consequently been implemented using eqs. (11.50) and (11.52), respectively.

All the above effects can be incorporated into the channel current expression using eq. (11.53) and eq. (11.59).



Figure 68: Upper figure: The different gate current components in a MOS transistor. One can distinguish the intrinsic components, i.e. the gate-to-channel current $I_{GC}(= I_{GS} + I_{GD})$ *and the gate-to-bulk current* I_{GB} *, and the extrinsic, i.e. the gate/source and gate/drain overlap components* $I_{G_{ov}}$ *.*
Lower figure: Measured and modelled gate current as a function of gate bias V_{GS} *at* $V_{DS} = V_{SB} = 0$ *V, the different gate current components are also shown. NMOS-transistor,* $W/L = 10/0.6\mu$ *m and* $t_{ox} = 2$ *nm.*

Weak-Avalanche Current

At high drain bias, owing to the weak-avalanche effect (or impact ionization), a current I_{avl} will flow between drain and bulk[1]. The description of the weak-avalanche current has been taken from MOS Model 9 [35], and is given by eq. (11.60). With the down-scaling of supply voltage for modern CMOS technologies, weak-avalanche becomes less and less important.

Gate Tunnelling Current

With CMOS technology scaling the gate oxide thickness is reduced and, due to the direct-tunnelling of carriers through the oxide, the gate current is no longer negligible, and has to be taken into account. Several gate current components can be distinguished, three components (I_{GS}, I_{GD} and I_{GB}) due to the intrinsic MOS channel, and two components (I_{Gov_0} and I_{Gov_L}) due to gate/source and gate/drain overlap region, see Figure 68(a).

For an n-type MOS transistor operating in inversion, the intrinsic gate current density J_G consists of electrons tunnelling from the inversion layer to the gate, the so-called conductance band tunnelling, which in general can be written as [40] (for $V_{GB} > V_{FB}$):

$$J_G \propto -V_{ox} \cdot Q_{inv} \cdot P_{tun}\{V_{ox};\chi_B;B\}$$

where V_{ox} is the oxide voltage given by $V_{ox} = V_{GB} - V_{FB} - \psi_p - \psi_s$. The carrier tunnelling probability P_{tun} is a function of the oxide voltage V_{ox}, the oxide energy barrier χ_B as observed by the inversion-layer carriers, and a parameter B. This probability is given by eq. (11.61), where both direct-tunnelling for $V_{ox} < \chi_B$ and Fowler-Nordheim tunnelling for $V_{ox} > \chi_B$ have been taken into account.

Owing to quantum-mechanical energy quantization in the potential well at the SiO_2-surface, the electrons in the inversion layer are not situated at the bottom of the conduction band, but in the lowest energy subband which lies $\Delta\chi_B$ above the conduction band. Assuming that only the lowest energy subband is occupied by electrons,

1. In reality part of the generated avalanche current will also flow from drain to source [33], this has been neglected

the value of $\Delta\chi_B$ can be given by eq. (11.78)[41]. As a result the oxide barrier $\chi_{B_{eff}}$ has to be lowered by an amount of $\Delta\chi_B$, see eq. (11.79).

In inversion the total intrinsic gate current consists of electrons tunnelling from inversion layer to gate, the so-called gate-to-channel current I_{GC}. These electrons are supplied by both source (I_{GS}) and drain (I_{GD}). The gate-to-channel current I_{GC} can be calculated from:

$$I_{GC} = W \cdot \int_0^L J_G \cdot dx$$

where x is the coordinate along the channel. Using a first-order perturbation approximation, i.e. assuming the gate current is small enough so that it does not change the distribution of surface potential along the channel, I_{GC} can be calculated by eqs. (11.78)-(11.88). In the same way the partitioning of I_{GC} into I_{GS} and I_{GD} can be calculated using:

$$I_{GS} = W \cdot \int_0^L \left(1 - \frac{x}{L}\right) \cdot J_G \cdot dx$$

$$I_{GD} = W \cdot \int_0^L \frac{x}{L} \cdot J_G \cdot dx$$

which results in expressions for I_{GS} and I_{GD} as given by eqs. (11.89)-(11.91). The gate-to-channel current I_{GC} can be seen in Fig. 68 (b) as a function of gate bias for a typical n-MOS transistor at $V_{DS} = 0$ (i.e. $I_{GS} = I_{GD} = 1/2 \cdot I_{GC}$).

For an n-type MOS transistor operating in accumulation, an accumulation layer of holes is formed in the p-type substrate and an accumulation layer of electrons is formed in the n^+-type polysilicon gate. Since the oxide energy barrier for electrons χ_{B_N} is considerably lower than that for holes χ_{B_p}, the gate current will mainly consist of electrons tunnelling from the gate to the bulk silicon, where they are swept to the bulk terminal. In this case the (intrinsic) gate current density J_G can be written as [40] (for $V_{GB} < V_{FB}$):

$$J_G \propto -V_{ox} \cdot Q_{acc} \cdot P_{tun}\{-V_{ox};\chi_B;B\}$$

where Q_{acc} is the accumulation charge density in the gate given by $\varepsilon_{ox}/t_{ox} \cdot V_{ox}$. In order to limit calculation time the quantum-mechanical oxide barrier lowering in this case is neglected, and the resulting expression for I_{GB} is given by eqs. (11.76)-(11.77). The gate-to-bulk current I_{GB} can be seen in Fig. 68 (b) as a function of gate bias for a typical n-MOS transistor at $V_{DS} = 0$.

Apart from the intrinsic components I_{GC} and I_{GB}, considerable gate current can be generated in the gate/source- and gate/drain-overlap regions. Concentrating on the gate/source[1]-overlap region, in order to calculate the overlap gate current, the overlap region is treated as an n^+-gate/oxide/n^+-bulk MOS capacitance where the source acts as bulk. Although the impurity doping concentration in the n^+-source extension region is non-uniform in both lateral and transversal direction, it is assumed that an effective flat-band voltage V_{FBov} and body-factor k_{ov} can be defined for this structure. Furthermore assuming that only accumulation and depletion occur in the n^+-source region[2], a surface potential $\psi_{s_{ov}}$ can be calculated using:

$$\left(\frac{V_{GS} - V_{FBov} - \psi_{p_{ov}} - \psi_{s_{ov}}}{k_{ov}}\right)^2 = -\psi_{s_{OV}} + \phi_T \cdot \left[\exp\left(\frac{\psi_{S_{OV}}}{\phi_T}\right) - 1\right]$$

where the potential drop in the polysilicon gate material due to the poly-depletion effect $\psi_{p_{ov}}$ is given by:

$$\psi_{p_{ov}} = \begin{cases} 0 & V_{GS} \le V_{GBov} \\ \left(\sqrt{V_{GS} - V_{FBov} - \psi_{s_{ov}} + \frac{k_p^2}{4}} - \frac{k_p}{2}\right)^2 & V_{GS} > V_{FBov} \end{cases}$$

Again the surface potential $\psi_{p_{ov}}$ can be explicitly approximated, this is done by using eqs. (11.62)-(11.68).

1. In the following derivation, the same can be done for the gate/drain-overlap region by replacing the source by the drain.

2. Since the source extension has a very high doping concentration, an inversion layer in the gate/source overlap will only be formed at very negative gate-source bias values. This effect has been neglected.

For $V_{GS} > V_{FBov}$ a negatively charged accumulation layer is formed in the overlapped n^+-source extension and a positively charged depletion layer is formed in the overlapping gate. In this case the overlap gate current will mostly consist of electrons tunnelling from the source accumulation layer to the gate, it is given by:

$$I_{G_{ov}} \propto -V_{ov} \cdot Q_{ov} \cdot P_{tun}\{V_{ov};\chi_B;B\}$$

where V_{ov} is the oxide voltage for the gate/source-overlap ($= V_{GS} - V_{FBov} - \psi_{p_{ov}} - \psi_{s_{ov}}$), given by eqs. (11.69)-(11.71), and Q_{ov} is the total charge density in the n^+-source region ($= \varepsilon_{ox}/t_{ox} \cdot V_{ov}$). For $V_{GS} < V_{FBov}$ the situation is reversed, a positively charged depletion layer is formed in the overlapped n^+-source extension and a negatively charged accumulation layer is formed in the overlapping gate. In this case the overlap gate current will mostly consist of electrons tunnelling from the gate accumulation layer to the source, it is given by:

$$I_{G_{ov}} \alpha \cdot V_{ov} \cdot Q_{ov} \cdot P_{tun}\{-V_{ov};\chi_B;B\}$$

The overlap gate current components can now be given by eqs. (11.72)-(11.75). In Fig. 68 (b) the gate overlap current $I_{G_{ov}}$ is shown as a function of gate bias for a typical n-MOS transistor at $V_{DS} = 0$ (i.e. $I_{Gov_L} = I_{Gov_0}$). For n-type and p-type MOS transistors the gate current behaviour is different due to the type of carriers that constitute the different gate current components[1]. The difference is summarized in Table 1.

1. It is assumed here that the gate current is only determined by conductance band tunnelling. For high values of gate bias (i.e. $q \cdot V_{ox} > E_g$) electrons in the bulk valence band may also tunnel through the oxide to the gate conduction band. This mechanism is referred to as valence band tunnelling, and it has not been taken into account in MOS Model 11.

Table 1: The type of carriers that contribute to the gate tunnelling current in the various operation regions for the intrinsic MOSFET, the gate / drain- and gate / source-overlap regions. The type of carriers determine the value of oxide energy barrier χ_B that has to be used (χ_{B_N} for electrons, χ_{B_P} for holes). In the last row the direction of gate current is indicated.

Type	Intrinsic MOSFET		Overlap Regions
	Accumulation	Inversion	
NMOS	electrons	electrons	electrons
PMOS	electrons	holes	holes
	I_{GB}	I_{GS}/I_{GD}	I_{GS}/I_{GD}

Comments on Charge Equations

In a typical MOS structure we can distinguish intrinsic and extrinsic charges. The latter are due to the gate / source and gate / drain overlap regions. The drain / source junctions also contribute to the capacitance behaviour of a MOSFET, but this is not taken into account in MOS Model 11; it is described by a separate junction diode model.

Intrinsic Charges

In the intrinsic MOS transistor charges can be attributed to the four terminals. The bulk charge Q_B , which is determined by either the depletion charge (for $V_{GB} > V_{FB}$) or the accumulation charge (for $V_{GB} < V_{FB}$), can be calculated from:

$$Q_B = W \cdot \int_0^L (Q_{tot} - Q_{inv}) \cdot dx$$

where Q_{tot} is the total charge density in the silicon bulk ($Q_{tot} = -\varepsilon_{ox}/t_{ox} \cdot V_{ox}$). The total inversion-layer charge Q_{inv} is split up in a source Q_S and a drain Q_D charge, they can be calculated using the Ward-Dutton charge partitioning scheme [42]:

$$Q_S = W \cdot \int_0^L \left(1 - \frac{x}{L}\right) \cdot Q_{inv} \cdot dx$$

$$Q_D = W \cdot \int_0^L \frac{x}{L} \cdot Q_{inv} \cdot dx$$

Since charge neutrality holds for the complete transistor, the gate charge is simply given by:

$$Q_G = -Q_S - Q_D - Q_B$$

The above equations have been solved, and the charges are given by eqs. (11.94)-(11.100). In these equations $C_{ox_{eff}}$ is the effective oxide capacitance, which is smaller than the ideal oxide capacitance C_{ox} due to quantum-mechanical effects: Quantum-mechanically, the inversion / accumulation charge concentration is not maximum at the Si-SiO_2-interface (as it would be in the classical case), but reaches a maximum at a distance Δz from the interface [41]. This quantum-mechanical effect can be taken into account by an effective oxide thickness $t_{ox} + \varepsilon_{ox} / \varepsilon_{si} \cdot \Delta z$, where Δz is dependent on the effective electric field E_{eff} [41], [43]($E_{eff} = -\varepsilon_{ox} / \varepsilon_{si} \cdot V_{eff} / t_{ox}$). The effective oxide thickness results in an effective oxide capacitance $C_{ox_{eff}}$, see eq. (11.94).

It should be noted that the above charge model is quasi-static. A phase-shift between drain channel current and gate voltage is not taken into account. This implies that for a few applications at high frequencies approaching the cut-off frequency, errors have to be expected due to non-quasi-static effects. Nevertheless non-quasi-effects can be taken into account using a segmentation model as described in [44].

Extrinsic Charges

The gate / source- and gate / drain-overlap regions act as bias-dependent capacitances. In order to take this bias-dependence into account the overlap regions are treated as an n^+-gate / oxide / n^+-bulk MOS capacitance along the same lines as was done for the overlap gate current, see the section: *Comments on Current Equations*. The charge in the overlap regions can simply be given by eqs. (11.92)-(11.93). The quantum-mechanical effect on oxide thickness has been neglected here in order to reduce calculation time.

Comments on Noise Equations

In a MOS transistor generally three different types of noise can be observed: $1/f$ noise, thermal noise and induced gate noise. The gate tunnel current and the bulk

avalanche current will also exhibit noisy behaviour (due to shot noise), however this has been neglected in MOS Model 11.

$1/f$ -Noise

At low frequencies flicker (or $1/f$) noise becomes dominant in MOSFETs. In the past this type of noise has been interpreted either in terms of trapping and detrapping of charge carriers in the gate oxide or in terms of mobility fluctuations. Over the past years, a general model for $1/f$-noise which combines both of the above physical origins [30], [31], has found wide acceptance in the field of MOS modelling. The model assumes that the carrier number in the channel fluctuates due to trapping/detrapping in the gate oxide, and that these number fluctuations also affect the carrier mobility resulting in (correlated) mobility fluctuations.

The same model is part of MOS Model 9 [32], and has been used to calculate the $1/f$-noise for MOS Model 11. The calculations have been performed in such a way that the resulting expression for spectral density is valid for all operation regions (i.e. both in subthreshold and above threshold), it is given by eqs. (11.105)-(11.108).

Thermal Noise

Since the MOSFET channel can be considered as a non linear resistor, the channel current is subject to thermal noise. Let thermal noise current sources be parallel connected to each infinitesimal short element of the channel, it can be shown that the noise spectral density, which is defined by [45]:

$$\langle \Delta i_{th}^2 \rangle = \int_0^\infty s_{th}(f)df$$

is given by a generalized Nyquist relation:

$$S_{th} = \frac{N_T}{L^2} \cdot \int_0^L g(x)dx$$

where N_T is equal to $4 \cdot k_B \cdot T$ and $g(x)$ is the local specific channel conductance:

$$g(x) = -\mu(x) \cdot W \cdot Q_{inv}(x)$$

Here the mobility $\mu(x)$ is position dependent mainly due to the effect of velocity saturation. Elaborating the latter integral via a transform of the x variable into the quasi-Fermi potential $V(x)$, we obtain the spectral density given by eqs. (11.102)-(11.104). Again continuity of the noise model is assured along all modes of opera-

tion. The above thermal noise model has been found to accurately describe experimental results for various CMOS technologies without having to invoke carrier heating effects [46].



Figure 69: Noise current sources in the electrical scheme of the MOS transistor

Induced Gate Noise

Owing to capacitive coupling between gate and channel, the fluctuating channel current induces noise in the gate terminal at high frequencies. Unfortunately the calculation of this component from first principles is too complicated to provide a result applicable to circuit simulation. It is more practical to derive the desired result from an equivalent circuit presentation given in Fig. 69. Owing to the mentioned capacitive coupling, a part of the channel is present as a resistance in series with the gate input capacitance. In saturation this resistance is approximately equal to:

$$R_i = \frac{1}{3 \cdot g_m}$$

It can be easily shown that the latter resistance produces an input noise current with a spectral density given by eq. (11.109). In addition, since Δi_{th} and Δi_{ig} have the same physical source, both spectral densities are correlated. This is expressed by eqs. (11.110) and (11.111). The induced gate noise S_{ig} is a so-called non-quasi static (NQS) effect. Since the use of the channel current noise description in an NQS segmentation

model [44] would automatically result in a correct description of induced gate noise, S_{ig} can be made equal to zero by using parameter GATENOISE, see eq. (11.109).

11.4.2 Basic Equations

The equations listed in the following sections, are the basic equations of MOS model 11 without any adaptation necessary for numerical reasons. As such they form the base for parameter extraction. In the following, a function is denoted by *F*{*variable*, ...}, where *F* denotes the function name and the function variables are enclosed by braces {}.

Internal Parameters

$$P_D = 1 + (k_0 / k_p)^2 \tag{11.1}$$

$$V_{limit} = 4 \cdot \phi_T \tag{11.2}$$

$$\theta_{R_{eff}} = \frac{1}{2} \cdot \theta_R \cdot \left(1 + \frac{\theta_{R1}}{1/2 + \theta_{R2}}\right) \tag{11.3}$$

$$Acc = \left.\frac{\partial \psi_s}{\partial V_{GB}}\right|_{V_{GB} = V_{FB}} = \frac{1}{1 + k_0 / (\sqrt{2 \cdot \phi_T})} \tag{11.4}$$

$$N_{\phi_T} = (2.6)^2 / k_0 \tag{11.5}$$

$$Acc_{ov} = \left.\frac{\partial \psi_{sov}}{\partial V_{GB}}\right|_{V_{GB} = V_{FBov}} = \frac{1}{1 + k_{ov} / (\sqrt{2 \cdot \phi_T})} \tag{11.6}$$

$$QM_\psi = \begin{cases} QM_N \cdot (\varepsilon_{ox} / t_{ox})^{2/3} & \text{for NMOS} \\ QM_N \cdot (\varepsilon_{ox} / t_{ox})^{2/3} & \text{for PMOS} \end{cases} \tag{11.7}$$

$$QM_{tox} = \frac{2}{5} \cdot QM_{\psi} \tag{11.8}$$

$$\chi_{B_{inv}} = \begin{cases} \chi_{B_N} & \text{for NMOS} \\ \chi_{B_P} & \text{for PMOS} \end{cases} \tag{11.9}$$

$$\chi_{B_{acc}} = \chi_{B_N} \tag{11.10}$$

Basic Current Equations

Drain induced barrier lowering and Static Feedback:

$$V_{GB_{eff}} = \begin{cases} 0 & V_{GS} + V_{SB} - V_{FB} \le 0 \\ V_{GS} + V_{SB} - V_{FB} & V_{GS} + V_{SB} - V_{FB} > 0 \end{cases} \tag{11.11}$$

$$\psi_{sat_0} = \left(\frac{\sqrt{P_D \cdot V_{GB_{eff}} + k_0^2/4} - k_0/2}{P_D} \right)^2 \tag{11.12}$$

$$D_{dibl} = \sigma_{dibl} \cdot \sqrt{V_{SB} + \phi_B} \tag{11.13}$$

$$D_{sf} = \begin{cases} 0 & \psi_{sat_0} - V_{SB} - \phi_B \le 0 \\ \sigma_{sf} \cdot \sqrt{\psi_{sat_0} - V_{SB} - \phi_B} & \psi_{sat_0} - V_{SB} - \phi_B > 0 \end{cases} \tag{11.14}$$

$$D = \begin{cases} D_{dibl} & D_{sf} \le D_{dibl} \\ D_{sf} & D_{sf} > D_{dibl} \end{cases} \tag{11.15}$$

$$V_{DS_{eff}} = \frac{V_{DS}^4}{(V_{limit}^2 + V_{DS}^2)^{3/2}} \tag{11.16}$$

$$\Delta V_G = D \cdot V_{DS_{eff}} \tag{11.17}$$

Redefinition of $V_{GB_{eff}}$, equation (11.11)

$$V_{GB_{eff}} = \begin{cases} 0 & V_{GS} + V_{SB} + \Delta V_G - V_{FB} \le 0 \\ V_{GS} + V_{SB} + \Delta V_G - V_{FB} & V_{GS} + V_{SB} + \Delta V_G - V_{FB} > 0 \end{cases} \tag{11.18}$$

$$\Delta_{acc} = \phi_T \cdot \left[\exp\left(-\frac{Acc \cdot V_{GB_{eff}}}{\phi_T} \right) - 1 \right] \tag{11.19}$$

$$\psi_{sat_1} = \left(\frac{\sqrt{P_D \cdot (V_{GB_{eff}} + \Delta_{acc}) + k_0^2/4} - k_0/2}{P_D} \right)^2 - \Delta_{acc} \tag{11.20}$$

Drain Saturation Voltage:

$$V_{DSAT_{long}} = \begin{cases} 0 & \psi_{sat_1} - V_{SB} - \phi_B \le 0 \\ \psi_{sat_1} - V_{SB} - \phi_B & \psi_{sat_1} - V_{SB} - \phi_B > 0 \end{cases} \tag{11.21}$$

$$T_{sat} = \begin{cases} \theta_{sat} & \text{for NMOS} \\ \dfrac{\theta_{sat}}{(1 + \theta_{sat}^2 \cdot V_{DSAT_{long}}^2)^{1/4}} & \text{for PMOS} \end{cases} \tag{11.22}$$

$$\Delta_{SAT} = \frac{T_{sat} - \theta_{R_{eff}}}{\sqrt{\frac{2}{V_{DSAT_{long}}^2} + T_{sat}^2} + \theta_{R_{eff}}} \tag{11.23}$$

$$V_{DSAT_{short}} = V_{DSAT_{long}} \cdot \left(1 - \frac{9}{10} \cdot \frac{\Delta_{SAT}}{1 + \sqrt{1 - \Delta_{SAT}^2}}\right) \tag{11.24}$$

$$V_{DSAT} = \begin{cases} V_{limit} & V_{DSAT_{short}} \le V_{limit} \\ V_{DSAT_{short}} & V_{DSAT_{short}} > V_{limit} \end{cases} \tag{11.25}$$

$$V_{DS_x} = \frac{V_{DS} \cdot V_{DSAT}}{[V_{DS}^{2m} + V_{DSAT}^{2m}]^{1/(2m)}} \tag{11.26}$$

Surface Potential:

$$f_1\{\psi\} = \begin{cases} \psi_{sat_1} & \psi_{sat_1} \le \psi \\ \psi & \psi_{sat_1} > \psi \end{cases} \tag{11.27}$$

$$f_2\{\psi\} = f_1\{\psi\} + \frac{\psi_{sat_1} - f_1\{\psi\}}{\sqrt{1 + \frac{[\psi_{sat_1} - f_1\{\psi\}]^2}{N_{\phi_T} \cdot \phi_T^2}}} \tag{11.28}$$

$$f_3\{\psi\} = \frac{2 \cdot [V_{GB_{eff}} - f_2\{\psi\}]}{1 + \sqrt{1 + 4/k_p^2 \cdot [V_{GB_{eff}} - f_2\{\psi\}]}} \tag{11.29}$$

$$\psi_{s_{inv}}\{\psi\} = f_1\{\psi\} + \phi_T \cdot [1 + m_0] \cdot \ln\left[\frac{\left[\frac{f_3\{\psi\}}{k_0}\right]^2 - f_1\{\psi\} - \Delta_{acc} + \phi_T}{\phi_T}\right] \tag{11.30}$$

$$\psi^*_{s_0} = \psi_{s_{inv}} \cdot \{V_{SB} + \phi_B\} \tag{11.31}$$

$$\psi^*_{s_L} = \psi_{s_{inv}} \cdot \{V_{DS_x} + V_{SB} + \phi_B\} \tag{11.32}$$

Surface Potential in Accumulation:

$$f_1 = \begin{cases} Acc \cdot (V_{GS} + V_{SB} + \Delta V_G - V_{FB}) & V_{GS} + V_{SB} + \Delta V_G - V_{FB} \le 0 \\ 0 & V_{GS} + V_{SB} + \Delta V_G - V_{FB} > 0 \end{cases} \tag{11.33}$$

$$f_2 = \frac{f_1}{\sqrt{1 + \frac{f_1^2}{N_{\phi_T} \cdot \phi_T^2}}} \tag{11.34}$$

$$\psi_{s_{acc}} = -\phi_T \cdot \ln\left[\frac{\left\{\frac{f_1/Acc - f_2}{k_0}\right\}^2 - f_2 + \phi_T}{\phi_T}\right] \tag{11.35}$$

Auxiliary Variables:

$$\Delta\psi = \psi^*_{s_L} - \psi^*_{s_0} \tag{11.36}$$

$$\overline{\psi}_{inv} = \frac{\psi^*_{s_L} + \psi^*_{s_0}}{2} \tag{11.37}$$

$$V_{G_T}\{\psi_{s_{inv}}\} = \frac{2 \cdot [V_{GB_{eff}} - \psi_{s_{inv}}]}{1 + \sqrt{1 + 4/k_p^2 \cdot [V_{GB_{eff}} - \psi_{s_{inv}}]}} - k_0 \cdot \sqrt{\psi_{s_{inv}} + \Delta acc} \tag{11.38}$$

$$\overline{V}_{G_T} = V_{G_T}\{\overline{\psi}_{inv}\} \tag{11.39}$$

$$V_{GT_0} = V_{G_T}\left\{\psi^*_{s_0}\right\} \tag{11.40}$$

$$V_{GT_L} = V_{G_T}\left\{\psi^*_{s_L}\right\} \tag{11.41}$$

$$V_{ox} = \frac{2 \cdot [V_{GS} + V_{SB} + \Delta V_G - V_{FB} - \overline{\psi}_{inv} - \psi_{acc}]}{1 + \sqrt{1 + 4/k_p^2 \cdot [V_{GB_{eff}} - \overline{\psi}_{inv}]}} \tag{11.42}$$

$$\partial V_{ox} = \frac{2}{1 + \sqrt{1 + 4/k_p^2 \cdot [V_{GB_{eff}} - \overline{\psi}_{inv}]}} \tag{11.43}$$

$$V_{eff} = V_{G_T} + \eta_{mob} \cdot (V_{ox} - V_{G_T}) \tag{11.44}$$

$$\xi = \phi_T \cdot \frac{\partial \bar{V}_{G_T}}{\partial \bar{\psi}_{inv}} = \phi_T \cdot \left[\frac{1}{\sqrt{1 + 4/k_p^2 \cdot [V_{GB_{eff}} - \bar{\psi}_{inv}]}} + \frac{k_0}{2 \cdot \sqrt{\bar{\psi}_{inv} + \Delta acc}} \right]$$

(11.45)

$$\bar{V}^*_{G_T} = \frac{V_{GT_0} + V_{GT_L}}{2} + \xi \tag{11.46}$$

Second-Order Effects

Mobility Degradation:

$$G_{mob} = \frac{\mu_0}{\mu} = \begin{cases} 1 + [(\theta_{ph} \cdot V_{eff})^{\nu/3} + (\theta_{sr} \cdot V_{eff})^{2\nu}]^{1/\nu} & \text{for NMOS} \\ 1 + [(\theta_{ph} \cdot V_{eff})^{\nu/3} + (\theta_{sr} \cdot V_{eff})^{\nu}]^{1/\nu} & \text{for PMOS} \end{cases} \tag{11.47}$$

Velocity Saturation:

$$x = \begin{cases} \dfrac{2 \cdot \theta_{sat} \cdot \Delta\psi}{\sqrt{G_{mob}}} & \text{for NMOS} \\ \dfrac{2 \cdot \theta_{sat}}{\sqrt{G_{mob}}} \cdot \dfrac{\Delta\psi}{(1 + \theta_{sat}^2 \cdot \Delta\psi^2)^{1/4}} & \text{for PMOS} \end{cases} \tag{11.48}$$

$$G_{vsat} = \frac{G_{mob}}{2} \cdot \left[\sqrt{1 + x^2} + \frac{\ln(x + \sqrt{1 + x^2})}{x} \right] \tag{11.49}$$

Channel Length Modulation:

$$G_{\Delta L} = 1 - \frac{\Delta L}{L} = 1 - \alpha \cdot \ln\left[\frac{V_{DS} - V_{DS_x} + \sqrt{(V_{DS} - V_{DS_x})^2 + V_p^2}}{V_P}\right] \tag{11.50}$$

Series Resistance and Self-Heating:

$$G_R = \theta_R \cdot \left(1 + \frac{\theta_{R1}}{\theta_{R2} + \overline{V}_{G_T}}\right) \cdot \overline{V}_{G_T} \tag{11.51}$$

$$G_{Th} = \theta_{Th} \cdot V_{DS} \cdot \Delta\psi \cdot V_{G_T} \tag{11.52}$$

$$G_{tot} = G_{Th} + \frac{[G_{\Delta L} \cdot G_{vsat} + G_R]}{2} \cdot \left[1 + \sqrt{1 - \frac{4 \cdot G_R / G_{vsat}}{[G_{\Delta L} \cdot G_{vsat} + G_R]^2} \cdot (G_{vsat}^2 - G_{mob}^2)}\right] \tag{11.53}$$

Inversion-Layer Charge

$(Q_{inv} = -\varepsilon_{ox}/t_{ox} \cdot V_{inv})$:

$$V_{inv}\{\psi_{s_{inv}}, \psi\} = \frac{k_0 \cdot \phi_T \cdot \exp\left[\frac{\psi_{s_{inv}} - \psi}{(1 + m_0) \cdot \phi_T}\right]}{\sqrt{\psi_{s_{inv}} + \Delta acc + \phi_T \cdot \exp\left[\frac{\psi_{s_{inv}} - \psi}{(1 + m_0) \cdot \phi_T}\right]} + \sqrt{\psi_{s_{inv}} + \Delta acc}} \tag{11.54}$$

$$V_{inv_0} = V_{inv}\left\{\psi^*_{s_0}, V_{SB} + \phi_B\right\} \tag{11.55}$$

$$V_{inv_L} = V_{inv}\left\{\psi^*_{s_L}, V_{DS_x} + V_{SB} + \phi_B\right\} \tag{11.56}$$

Drain Current

$$I_{drift} = \beta \cdot V_{G_T} \cdot \Delta\psi \tag{11.57}$$

$$I_{diff} = \beta \cdot \phi_T \cdot (V_{inv_0} - V_{inv_L}) \tag{11.58}$$

$$I_{DS} = \frac{I_{drift} + I_{diff}}{G_{tot}} \tag{11.59}$$

Weak-Avalanche

$$I_{avl} = \begin{cases} 0 & V_{DS} \le a_3 \cdot V_{DSAT} \\ a_1 \cdot I_{DS} \cdot \exp\left(-\dfrac{a_2}{V_{DS} - a_3 \cdot V_{DSAT}}\right) & V_{DS} > a_3 \cdot V_{DSAT} \end{cases} \tag{11.60}$$

Gate Current Equations

The tunnelling probability is given by:

$$P_{tun}\{V_{ox};\chi_B;B\} = \begin{cases} \exp\left(-B \cdot \dfrac{[1-(1-V_{ox}/\chi_B)^{3/2}]}{V_{ox}}\right) & V_{ox} < \chi_B \\ \exp(-B/V_{ox}) & V_{ox} \ge \chi_B \end{cases} \tag{11.61}$$

Source/Drain Gate Overlap Current:

First calculate the oxide voltage V_{ov} at both Source and Drain overlap:

$$V_{GX_{eff}}\{V_{GX}\} = \begin{cases} V_{GX} - V_{FBov} & V_{GX} - V_{FBov} \le 0 \\ 0 & V_{GX} - V_{FBov} > 0 \end{cases} \tag{11.62}$$

$$\Delta_{ov}\{V_{GX}\} = \phi_T \cdot \left[\exp\left(\frac{Acc_{ov} \cdot V_{GX_{eff}}\{V_{GX}\}}{\phi_T} \right) - 1 \right] \tag{11.63}$$

$$\psi_{sat_{ov}}\{V_{GX}\} = -\left[\sqrt{\frac{k_{ov}^2}{4} - V_{G_{eff}}\{V_{GX}\} + \Delta_{ov}\{V_{GX}\}} - \frac{k_{ov}}{2} \right]^2 + \Delta_{ov}\{V_{GX}\} \tag{11.64}$$

$$f_1\{V_{GX}\} = \begin{cases} 0 & V_{GX} - V_{FBov} \le 0 \\ Acc_{ov} \cdot [V_{GX} - V_{FBov}] & V_{GX} - V_{FBov} > 0 \end{cases} \tag{11.65}$$

$$f_2\{V_{GX}\} = \frac{f_1\{V_{GX}\}}{\sqrt{1 + \frac{[f_1\{V_{GX}\}]^2}{N_{\phi_T} \cdot \phi_T^2}}} \tag{11.66}$$

$$f_3\{V_{GX}\} = \frac{2 \cdot \left[\frac{f_1\{V_{GX}\}}{Acc_{ov}} - f_2\{V_{GX}\} \right]}{1 + \sqrt{1 + 4/k_p^2 \cdot \left[\frac{f_1\{V_{GX}\}}{Acc_{ov}} - f_2\{V_{GX}\} \right]}} \tag{11.67}$$

$$\psi^{*}_{s_{ov}}\{V_{GX}\} = \phi_T \cdot \ln\left[\frac{\left(\frac{f_3\{V_{GX}\}}{k_{ov}}\right)^2 + f_2\{V_{GX}\} + \phi_T}{\phi_T}\right] \tag{11.68}$$

$$V_{ov}\{V_{GX}\} = \frac{2 \cdot [V_{GX} - V_{FBov} - \psi^{*}_{s_{ov}}\{V_{GX}\} - \psi_{sat_{ov}}\{V_{GX}\}]}{1 + \sqrt{1 + 4/k_p^2 \cdot [(f_1\{V_{GX}\})/Acc_{ov} - \psi^{*}_{s_{ov}}\{V_{GX}\}]}} \tag{11.69}$$

$$V_{ov_0} = V_{ov}\{V_{GS}\} \tag{11.70}$$

$$V_{ov_L} = V_{ov}\{V_{GS} - V_{DS}\} \tag{11.71}$$

Next calculate the gate tunnelling current in both Source and Drain overlap:

$$P_{ov}\{V_{ov}\} = P_{tun}\{V_{ov};\chi_{B_{inv}};B_{inv}\} \tag{11.72}$$

$$I_{Gov}\{V_{GX},V_{ov}\} = I_{GOV} \cdot V_{GX} \cdot V_{ov} \cdot [P_{ov}\{V_{ov}\} - P_{ov}\{-V_{ov}\}] \tag{11.73}$$

$$I_{Gov_0} = I_{Gov}\{V_{GS}\ ,\ V_{ov_0}\} \tag{11.74}$$

$$I_{Gov_L} = I_{Gov}\{V_{GS} - V_{DS}\ ,\ V_{ov_L}\} \tag{11.75}$$

Intrinsic Gate Current

The gate tunnelling current in accumulation:

$$P_{acc} = P_{tun}\{-V_{ov};\chi_{B_{acc}};B_{acc}\} \tag{11.76}$$

$$I_{GB} = \begin{cases} -I_{GACC} \cdot (V_{GS} + V_{SB}) \cdot V_{ox} \cdot P_{acc} & V_{ox} \le 0 \\ 0 & V_{ox} > 0 \end{cases} \tag{11.77}$$

The tunnelling current in inversion, including quantum-mechanical barrier lowering $\Delta\chi_B$:

$$\Delta\chi_B = QM_\psi \cdot (\bar{V}_{G_T}/3 + V_{ox} - \bar{V}_{G_T})^{2/3} \tag{11.78}$$

$$\chi_{B_{eff}} = \chi_{B_{inv}} - \Delta\chi_B \tag{11.79}$$

$$B_{eff} = B_{inv} \cdot (\chi_{B_{eff}}/\chi_{B_{inv}})^{3/2} \tag{11.80}$$

$$P_{inv} = P_{tun}\{V_{ox};\chi_{B_{eff}};B_{eff}\} \tag{11.81}$$

$$B^*_{inv} = \frac{3}{8} \cdot \chi^{-2}_{B_{eff}} \cdot B_{eff} \cdot \partial V_{ox} \tag{11.82}$$

$$\xi^* = \frac{\xi}{\phi_T \cdot \bar{V}^*_{G_T}} \tag{11.83}$$

$$\partial V^*_{ox} = \frac{\partial V_{ox}}{V_{ox}} \tag{11.84}$$

$$P_{GC} = 1 + \frac{[(B^*_{inv})^2 + 4 \cdot B^*_{inv} \cdot \xi^* + 2 \cdot B^*_{inv} \cdot \partial V^*_{ox} + 2 \cdot \xi^{*2} + 4 \cdot \partial V^*_{ox} \cdot \xi^*] \cdot \Delta\psi^2}{24} \tag{11.85}$$

$$\bar{I}_{GC} = I_{GINV} \cdot G_{\Delta L} \cdot \left(V_{GS} - \frac{1}{2} \cdot V_{DS_x} \right) \cdot P_{inv} \tag{11.86}$$

$$\bar{V}_{inv} = \frac{V_{inv_0} + V_{inv_L}}{2} \tag{11.87}$$

The total intrinsic gate current I_{GC} :

$$I_{GC} = IGC \cdot V_{inv} \cdot P_{GC} \tag{11.88}$$

$$P_{GS} = [B^*_{inv} + \partial V^*_{ox}] \cdot \frac{\Delta\psi}{12} + [(B^*_{inv})^2 \cdot (B^*_{inv} + 5 \cdot \xi^* + 3 \cdot \partial V^*_{ox}) + 2 \cdot \xi^{*2} \cdot (B^*_{inv} - \xi^* + \partial V^*_{ox}) + 10 \cdot B^*_{inv} \cdot \xi^* \cdot \partial V^*_{ox}] \cdot \frac{\Delta\psi^3}{480} \tag{11.89}$$

$$I_{GS} = \frac{1}{2} \cdot I_{GC} + \left(P_{GS} \cdot \bar{V}_{inv} + \frac{V_{inv_0} - V_{inv_L}}{12} \right) \cdot \bar{I}_{GC} + I_{Gov_0} \tag{11.90}$$

$$I_{GD} = I_{GC} - I_{GS} + I_{Gov_0} + I_{Gov_L} \tag{11.91}$$

Basic Charge Equations

Bias-Dependent Overlap Capacitance:

$$Q_{ov_0} = C_{GSO} \cdot V_{ov_0} \tag{11.92}$$

$$Q_{ov_L} = C_{GDO} \cdot V_{ov_L} \tag{11.93}$$

Intrinsic Charges:

$$C_{ox_{eff}} = \frac{C_{ox}}{1 + QM_{t_{ox}} \cdot \left[\frac{V_{eff}}{\eta_{mob}}\right]^{-1/3}} \tag{11.94}$$

$$\Delta V_{G_T} = \frac{V_{GT_0} - V_{GT_L}}{2 \cdot \left(1 + \theta_R \cdot \frac{\overline{V}^{*}_{G_T}}{G_{tot}}\right)} \tag{11.95}$$

$$F_j = \frac{\Delta V_{G_T}}{\overline{V}^{*}_{G_T}} \tag{11.96}$$

$$Q_S = -\frac{C_{ox_{eff}}}{2} \cdot \left[\overline{V}^{*}_{G_T} + \frac{\Delta V_{G_T}}{3} \cdot \left(F_j - \frac{F_j^2}{5} + 1\right) - \xi\right] \tag{11.97}$$

$$Q_D = -\frac{C_{ox_{eff}}}{2} \cdot \left[\overline{V}^{*}_{G_T} + \frac{\Delta V_{G_T}}{3} \cdot \left(F_j + \frac{F_j^2}{5} - 1\right) - \xi\right] \tag{11.98}$$

$$Q_B = -C_{ox_{eff}} \cdot [V_{ox} - \overline{V}^{*}_{G_T} + \xi] \tag{11.99}$$

$$Q_G = -[Q_S + Q_D + Q_B] \tag{11.100}$$

Noise Equations

In these equations f represents the operation frequency of the transistor.

$$g_m = \frac{\partial I_{DS}}{\partial V_{GS}} \tag{11.101}$$

$$T_{sat} = \begin{cases} \theta_{sat}^2 & \text{for NMOS} \\ \dfrac{\theta_{sat}^2}{\sqrt{1 + \theta_{sat}^2 \cdot \Delta\psi^2}} & \text{for PMOS} \end{cases} \tag{11.102}$$

$$R_{ideal} = \frac{\beta \cdot G_{vsat}^2}{G_{tot}} \cdot \left[\bar{V}_{G_T} + \frac{\dfrac{\Delta\psi^2}{12} - \xi \cdot \left(\bar{V}_{G_T} - \dfrac{V_{inv_0} + V_{inv_L}}{2} \right)}{\bar{V}_{G_T} + \xi} \right] \tag{11.103}$$

$$S_{th} = \frac{N_T}{G_{mob}^2} \cdot (R_{ideal} - T_{sat} \cdot I_{DS} \cdot \Delta\psi) \tag{11.104}$$

$$N_0 = \frac{\varepsilon_{ox}}{qt_{ox}} \cdot V_{inv_0} \tag{11.105}$$

$$N_L = \frac{\varepsilon_{ox}}{qt_{ox}} \cdot V_{inv_L} \tag{11.106}$$

$$N^* = \frac{\varepsilon_{ox}}{qt_{ox}} \cdot \xi \tag{11.107}$$

$$S_{fl} = \frac{q \cdot \phi_T^2 \cdot t_{ox} \cdot \beta \cdot I_{DS}}{f \cdot \varepsilon_{ox} \cdot G_{mob} \cdot N^*} \cdot [(N_{FA} - N^* \cdot N_{FB} + N^{*2} \cdot N_{FC}) \cdot \ln \frac{N_0 + N^*}{N_L + N^*} + (N_{FB} - N^* \cdot N_{FC}) \cdot (N_0 - N_L) + \frac{N_{FC}}{2} \cdot (N_0^2 - N_L^2)] + \frac{\phi_T \cdot I_{DS}^2}{f} \cdot (1 - G_{\Delta L}) \cdot \left[\frac{N_{FA} + N_{FB} \cdot N_L + N_{FC} \cdot N_L^2}{(N_L + N^*)^2}\right]$$

(11.108)

$$S_{ig} = \begin{cases} \frac{\frac{1}{3} \cdot N_T \cdot (2 \cdot \pi \cdot f \cdot C_{ox})^2 / g_m}{1 + 0.075 \cdot (2 \cdot \pi \cdot f \cdot C_{ox} / g_m)^2} & \text{GATENOISE = 0} \\ 0 & \text{GATENOISE = 1} \end{cases}$$

(11.109)

$$\rho_{igth} = 0.4j$$

(11.110)

$$S_{igth} = \rho_{igth} \cdot \sqrt{S_{ig} \cdot S_{th}}$$

(11.111)

11.5 Parameter scaling

11.5.1 Geometrical scaling and temperature scaling

Calculation of Transistor Geometry

$$L_E = L - \Delta L = L + \Delta L_{PS} - 2 \cdot \Delta L_{\text{overlap}} \tag{11.112}$$

$$W_E = W - \Delta W = W + \Delta W_{OD} - 2 \cdot \Delta W_{\text{narrow}} \tag{11.113}$$

WARNING : L_E and W_E after calculation can not be less than 0 !



Figure 70: Specification of the dimensions of a MOS transistor

Calculation of Transistor Temperature

T_A is the ambient or the circuit temperature.

$$T_{KR} = T_0 + T_R \tag{11.114}$$

$$T_{KD} = T_0 + T_A + \Delta T_A \tag{11.115}$$

Calculation of Threshold-Voltage Parameters

$$\tilde{V}_{FB} = V_{FBR} \tag{11.116}$$

$$K_0 = K_{0R} \cdot \left[1 + \left(\frac{1}{L_E} - \frac{1}{L_{ER}} \right) \cdot S_{L;K_0} + \left(\frac{1}{L_E^2} - \frac{1}{L_{ER}^2} \right) \cdot S_{L2;K_0} \right] \cdot \tag{11.117}$$

$$\left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}} \right) \cdot S_{W;K_0} \right]$$

$$\phi_B = \phi_{BR} \cdot \left[1 + \left(\frac{1}{L_E} - \frac{1}{L_{ER}} \right) \cdot S_{L;\phi_B} + \left(\frac{1}{L_E^2} - \frac{1}{L_{ER}^2} \right) \cdot S_{L2;\phi_B} \right] \cdot \tag{11.118}$$

$$\left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}} \right) \cdot S_{W;\phi_B} \right] \tag{11.119}$$

Calculation of Mobility/Series-Resistance Parameters

$$G_{P,E} = 1 + f_{\beta,1} \cdot \frac{L_{P,1}}{L_E} \cdot \left\{ 1 - \exp\left(-\frac{L_E}{L_{P,1}} \right) \right\} + \tag{11.120}$$

$$f_{\beta,2} \cdot \frac{L_{P,2}}{L_E} \cdot \left\{ 1 - \exp\left(-\frac{L_E}{L_{P,2}} \right) \right\}$$

$$G_{P,R} = 1 + f_{\beta,1} \cdot \frac{L_{P,1}}{L_{ER}} \cdot \left\{ 1 - \exp\left(-\frac{L_{ER}}{L_{P,1}} \right) \right\} + \tag{11.121}$$

$$f_{\beta,2} \cdot \frac{L_{P,2}}{L_{ER}} \cdot \left\{ 1 - \exp\left(-\frac{L_{ER}}{L_{P,2}} \right) \right\} \tag{11.122}$$

$$\tilde{\beta} = \frac{\beta_{sq}}{G_{P,E}} \cdot \frac{W_E}{L_E} \tag{11.123}$$

$$\tilde{\theta}_{sr} = \theta_{srR} \cdot \left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}} \right) \cdot S_{W;\theta_{sr}} \right] \tag{11.124}$$

$$\tilde{\theta}_{ph} = \theta_{phR} \cdot \left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}} \right) \cdot S_{W;\theta_{ph}} \right] \tag{11.125}$$

$$\tilde{\eta}_{mob} = \theta_{srR} \cdot \left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}} \right) \cdot S_{W;\eta_{mob}} \right] \tag{11.126}$$

$$\tilde{\theta}_R = \theta_{RR} \cdot \left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}}\right) \cdot S_{W;\theta_R}\right] \cdot \frac{L_{ER}}{L_E} \cdot \frac{G_{P,R}}{G_{P,E}} \tag{11.127}$$

$$\tilde{\theta}_{sat} = \theta_{satR} \cdot \left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}}\right) \cdot S_{W;\theta_{sat}}\right] \cdot \left[1 + S_{L;\theta_{sat}} \cdot \left\{\left(\frac{L_{ER}}{L_E}\right)^{\theta_{satEXP}} - 1\right\}\right] \tag{11.128}$$

Calculation of Conductance Parameters

$$\tilde{\theta}_{Th} = \theta_{ThR} \cdot \left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}}\right) \cdot S_{W;\theta_{Th}}\right] \cdot \left[\frac{L_{ER}}{L_E}\right]^{\theta_{ThEXP}} \tag{11.129}$$

$$\sigma_{sf} = \sigma_{sfR} \cdot \left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}}\right) \cdot S_{W;\sigma_{sf}}\right] \cdot \left[1 + \left(\frac{1}{L_E} - \frac{1}{L_{ER}}\right) \cdot S_{L;\sigma_{sf}}\right] \tag{11.130}$$

$$\alpha = \alpha_R \cdot \left[1 + \left(\frac{1}{W_E} - \frac{1}{W_{ER}}\right) \cdot S_{W;\alpha}\right] \cdot \left[1 + S_{L;\alpha} \cdot \left\{\left(\frac{L_{ER}}{L_E}\right)^{\alpha_{EXP}} - 1\right\}\right] \tag{11.131}$$

Calculation of Sub-Threshold Parameters

$$\tilde{\phi}_T = \frac{k_B \cdot T_{KR}}{q} \tag{11.132}$$

$$\sigma_{dibl} = \sigma_{dibl0} \cdot \left(\frac{L_{ER}}{L_E}\right)^{\sigma_{diblEXP}} \tag{11.133}$$

$$m_0 = m_{0R} \cdot \left(\frac{L_{ER}}{L_E}\right)^{m_{0EXP}} \tag{11.134}$$

Calculation of Smoothing Parameters

$$L_{max} = 10 \cdot 10^{-6} \tag{11.135}$$

$$m = \frac{8 \cdot (L_{max} - L_{min})}{L_{max} - 4 \cdot L_{min} + 3 \cdot \dfrac{L_{max} \cdot L_{min}}{L_E}} \tag{11.136}$$

(m is rounded off to the nearest integer)

Calculation of Weak-Avalanche Parameters

$$a_1 = \tilde{a}_1 + \left(\frac{1}{L_E} - \frac{1}{L_{ER}}\right) \cdot S_{L;a_1} + \left(\frac{1}{W_E} - \frac{1}{W_{ER}}\right) \cdot S_{W;a_1} \tag{11.137}$$

$$a_2 = a_{2R} + \left(\frac{1}{L_E} - \frac{1}{L_{ER}}\right) \cdot S_{L;a_2} + \left(\frac{1}{W_E} - \frac{1}{W_{ER}}\right) \cdot S_{W;a_2} \tag{11.138}$$

$$a_3 = a_{3R} + \left(\frac{1}{L_E} - \frac{1}{L_{ER}}\right) \cdot S_{L;a_3} + \left(\frac{1}{W_E} - \frac{1}{W_{ER}}\right) \cdot S_{W;a_3} \tag{11.139}$$

Calculation of Gate Current Parameters

$$I_{GINV} = \frac{W_E \cdot L_E}{W_{ER} \cdot L_{ER}} \cdot I_{GINVR} \tag{11.140}$$

$$I_{GACC} = \frac{W_E \cdot L_E}{W_{ER} \cdot L_{ER}} \cdot I_{GACCR} \tag{11.141}$$

$$I_{GOV} = \frac{W_E \cdot L_E}{W_{ER} \cdot L_{ER}} \cdot I_{GOVR} \tag{11.142}$$

Calculation of Charge Parameters

$$c_{ox} = \varepsilon_{ox} \cdot \frac{W_E \cdot L_E}{t_{ox}} \tag{11.143}$$

$$C_{GD0} = W_E \cdot C_{ol} \tag{11.144}$$

$$C_{GS0} = W_E \cdot C_{ol} \tag{11.145}$$

Calculation of Noise Parameters

$$\tilde{N}_T = N_{TR} \tag{11.146}$$

$$N_{FA} = \frac{W_{ER} \cdot L_{ER}}{W_E \cdot L_E} \cdot N_{FAR} \tag{11.147}$$

$$N_{FB} = \frac{W_{ER} \cdot L_{ER}}{W_E \cdot L_E} \cdot N_{FBR} \tag{11.148}$$

$$N_{FC} = \frac{W_{ER} \cdot L_{ER}}{W_E \cdot L_E} \cdot N_{FCR} \tag{11.149}$$

11.5.2 Calculation of Temperature-Dependent Parameters

Calculation of Threshold-voltage Parameters

$$V_{FB} = \tilde{V}_{FB} + (T_{KD} - T_{KR}) \cdot S_{T;V_{FB}} \tag{11.150}$$

$$S_{T;\phi_B} = \frac{\phi_{BR} - 1.13 - 2.5 \cdot 10^{-4} \cdot T_{KR}}{300} \tag{11.151}$$

$$\phi_B = \tilde{\phi}_B + (T_{KD} - T_{KR}) \cdot S_{T;\phi_B} \tag{11.152}$$

Calculation of Mobility/Series-Resistance Parameters

$$\beta = \tilde{\beta} \cdot \left(\frac{T_{KR}}{T_{KD}}\right)^{\eta_\beta} \tag{11.153}$$

$$\theta_{sr} = \begin{cases} \left(\tilde{\theta}_{sr} \cdot \left(\frac{T_{KR}}{T_{KD}}\right)^{\eta_\beta/2}\right) & \text{for NMOS} \\ \left(\tilde{\theta}_{sr} \cdot \left(\frac{T_{KR}}{T_{KD}}\right)^{\eta_\beta}\right) & \text{for PMOS} \end{cases} \tag{11.154}$$

$$\theta_{ph} = \tilde{\theta}_{phR} \cdot \left(\frac{T_{KD}}{T_{KR}}\right)^{3\eta_{ph} - 3\eta_\beta} \tag{11.155}$$

$$\eta_{mob} = \tilde{\eta}_{mob} \cdot [1 + (T_{KD} - T_{KR}) \cdot S_{T;\eta_{mob}}] \tag{11.156}$$

$$\nu = 1 + \nu_R \cdot (T_{KR}/T_{KD})^{\nu_{exp}} \tag{11.157}$$

$$\theta_R = \tilde{\theta}_R \cdot \left(\frac{T_{KR}}{T_{KD}}\right)^{\eta_R} \tag{11.158}$$

$$\theta_{sat} = \tilde{\theta}_{sat} \cdot \left(\frac{T_{KR}}{T_{KD}}\right)^{\eta_{sat}} \tag{11.159}$$

Calculation of Conductance Parameters

$$\theta_{Th} = \tilde{\theta}_{Th} \cdot \left(\frac{T_{KR}}{T_{KD}}\right)^{\eta_\beta} \tag{11.160}$$

Calculation of Sub-Threshold Parameters

$$\phi_T = \frac{T_{KD}}{T_{KR}} \cdot \tilde{\phi}_T \tag{11.161}$$

Calculation of Weak-Avalanche Parameters

$$a_1 = \tilde{a}_1 \cdot [1 + (T_{KD} - T_{KR}) \cdot S_{T;a_1}] \tag{11.162}$$

Calculation of Noise Parameters

$$N_T = \frac{T_{KD}}{T_{KR}} \cdot \tilde{N}_T \tag{11.163}$$

11.5.3 MULT scaling

The N_{MULT} factor determines the number of equivalent parallel devices of a specified model. The N_{MULT} factor has to be applied on the electrical parameters. Hence after the temperature scaling and other parameter processing. Some electrical parameters cannot be specified by the user as parameters but must always be computed from geometrical parameters. They are called electrical quantities here. The parameters: β, I_{GINV}, I_{GACC}, I_{GOV}, C_{OX}, C_{GDO}, C_{GSO}, *NF*, *NFA*, *NFB* and *NFC* are affected by the N_{MULT} factor:

$$\beta = \beta \cdot N_{MULT}$$
$$I_{GINV} = I_{GINV} \cdot N_{MULT}$$
$$I_{GACC} = I_{GACC} \cdot N_{MULT}$$
$$I_{GOV} = I_{GOV} \cdot N_{MULT}$$
$$C_{OX} = C_{OX} \cdot N_{MULT}$$
$$C_{GDO} = C_{GDO} \cdot N_{MULT}$$
$$C_{GSO} = C_{GSO} \cdot N_{MULT}$$
$$N_{FA} = \frac{N_{FA}}{N_{MULT}}$$
$$N_{FB} = \frac{N_{FB}}{N_{MULT}}$$
$$N_{FC} = \frac{N_{FC}}{N_{MULT}}$$

Convention:
No distinction is made between the symbol before and after the N_{MULT} scaling, e.g: the symbol β represents the actual parameter after the N_{MULT} processing and temperature scaling. This parameter may be used to put several MOSTs in parallel.

11.6 Model Equations

Although the basic equations, given in section 11.4.2 on page 543, form a complete set of model equations, they are not yet suited for a circuit simulator. Several equations have to be adapted in order to obtain smooth transitions of the characteristics between adjacent regions of operation conditions and to prevent numerical problems during the iteration process for solving the network equations. In the following section a list of numerical adaptations and elucidations is given, followed by the extended set of model equations.

The definition of the hyp function, which provides for a smooth C_∞-continuous clipping, is to be found in the appendix A.

In the following sections , a function is denoted by *F*{*variable*, ...}, where *F* denotes the function name and the function variables are enclosed by braces {}.

Internal Parameters

$$\varepsilon_1 = 2 \cdot 10^{-2} \tag{11.164}$$

$$\varepsilon_2 = 1 \cdot 10^{-2} \tag{11.165}$$

$$\varepsilon_3 = 4 \cdot 10^{-2} \tag{11.166}$$

$$\varepsilon_4 = 1 \cdot 10^{-1} \tag{11.167}$$

$$\varepsilon_5 = 1 \cdot 10^{-4} \tag{11.168}$$

$$P_D = 1 + (k_0 / k_p)^2 \tag{11.169}$$

$$V_{limit} = 4 \cdot \phi_T \tag{11.170}$$

$$\theta_{R_{eff}} = \frac{1}{2} \cdot \theta_R \cdot \left(1 + \frac{\theta_{R1}}{1/2 + \theta_{R2}}\right) \tag{11.171}$$

$$Acc = \left.\frac{\partial \psi_s}{\partial V_{GB}}\right|_{V_{GB} = V_{FB}} = \frac{1}{1 + k_0/(\sqrt{2 \cdot \phi_T})} \tag{11.172}$$

$$N_{\phi_T} = (2.6)^2/k_0 \tag{11.173}$$

$$Acc_{ov} = \left.\frac{\partial \psi_{sov}}{\partial V_{GB}}\right|_{V_{GB} = V_{FBov}} = \frac{1}{1 + k_{ov}/(\sqrt{2 \cdot \phi_T})} \tag{11.174}$$

$$QM_{\psi} = \begin{cases} QM_N \cdot (\varepsilon_{ox}/t_{ox})^{2/3} & \text{for NMOS} \\ QM_N \cdot (\varepsilon_{ox}/t_{ox})^{2/3} & \text{for PMOS} \end{cases} \tag{11.175}$$

$$QM_{tox} = \frac{2}{5} \cdot QM_{\psi} \tag{11.176}$$

$$\chi_{B_{inv}} = \begin{cases} \chi_{B_N} & \text{for NMOS} \\ \chi_{B_P} & \text{for PMOS} \end{cases} \tag{11.177}$$

$$\chi_{B_{acc}} = \chi_{B_N} \tag{11.178}$$

Extended Current Equations

$$V_{GB_{eff}} = \mathrm{hyp}_1(V_{GS} + V_{SB} - V_{FB}; \varepsilon_1) \tag{11.179}$$

$$V_{SB_t} = \mathrm{hyp}_1(V_{SB} + 0.9 \cdot \phi_B; \varepsilon_2) + 0.1 \cdot \phi_B \tag{11.180}$$

$$\psi_{sat_0} = \left(\frac{\sqrt{P_D \cdot V_{GB_{eff}} + k_0^2/4} - k_0/2}{P_D} \right)^2 \tag{11.181}$$

Drain induced barrier lowering and Static Feedback

$$D_{dibl} = \sigma_{dibl} \cdot \sqrt{V_{SB_t}} \tag{11.182}$$

$$D_{sf} = \sigma_{sf} \cdot \sqrt{\mathrm{hyp}_1(\psi_{sat_0} - V_{SB_t}; \varepsilon_3)} \tag{11.183}$$

$$D = D_{dibl} + \mathrm{hyp}_1(D_{sf} - D_{dibl}; \sigma_{sf} \cdot \varepsilon_4) \tag{11.184}$$

$$V_{DS_{eff}} = \frac{V_{DS}^4}{(V_{limit}^2 + V_{DS}^2)^{3/2}} \tag{11.185}$$

$$\Delta V_G = D \cdot V_{DS_{eff}} \tag{11.186}$$

Redefinition of $V_{GB_{eff}}$, equation (11.179)

$$V_{GB_{eff}} = \mathrm{hyp}_1(V_{GS} + V_{SB} + \Delta V_G - V_{FB}; \varepsilon_1) \tag{11.187}$$

$$\Delta_{acc} = \phi_T \cdot \left[\exp\left(-\frac{Acc \cdot [V_{GB_{eff}} - \varepsilon_1]}{\phi_T} \right) - 1 \right] \tag{11.188}$$

$$\psi_{sat_1} = \left(\frac{\sqrt{P_D \cdot (V_{GB_{eff}} + \Delta_{acc}) + k_0^2/4} - k_0/2}{P_D} \right)^2 - \Delta_{acc} \tag{11.189}$$

Drain Saturation Voltage:

$$V_{DSAT_{long}} = \psi_{sat_1} - V_{SB_t} \tag{11.190}$$

$$T_{sat} = \begin{cases} \theta_{sat} & \text{for NMOS} \\ \dfrac{\theta_{sat}}{(1 + \theta_{sat}^2 \cdot V_{DSAT_{long}}^2)^{1/4}} & \text{for PMOS} \end{cases} \tag{11.191}$$

$$\Delta_{SAT} = \frac{T_{sat} - \theta_{R_{eff}}}{\sqrt{\dfrac{2}{V_{DSAT_{long}}^2 + \varepsilon_4} + T_{sat}^2}} + \theta_{R_{eff}} \tag{11.192}$$

$$V_{DSAT_{short}} = V_{DSAT_{long}} \cdot \left(1 - \frac{9}{10} \cdot \frac{\Delta_{SAT}}{1 + \sqrt{1 - \Delta_{SAT}^2}} \right) \tag{11.193}$$

$$V_{DSAT} = V_{limit} + \mathrm{hyp}_1(V_{DSAT_{short}} - V_{limit}; \varepsilon_3) \tag{11.194}$$

$$V_{DS_x} = \frac{V_{DS} \cdot V_{DSAT}}{[V_{DS}^{2m} + V_{DSAT}^{2m}]^{1/(2 \cdot m)}} \tag{11.195}$$

$$V_{DB_t} = \mathrm{hyp}_1(V_{DS_X} + V_{SB} + 0.9 \cdot \phi_B; \varepsilon_2) + 0.1 \cdot \phi_B \tag{11.196}$$

Surface Potential:

$$f_1\{\psi\} = \psi_{sat_1} - \mathrm{hyp}_1\{\psi_{sat_1} - \psi; \varepsilon_1\} \tag{11.197}$$

$$f_2\{\psi\} = f_1\{\psi\} + \frac{\psi_{sat_1} - f_1\{\psi\}}{\sqrt{1 + \frac{[\psi_{sat_1} - f_1\{\psi\}]^2}{N_{\phi_T} \cdot \phi_T^2}}} \tag{11.198}$$

$$f_3\{\psi\} = \frac{2 \cdot [V_{GB_{eff}} - f_2\{\psi\}]}{1 + \sqrt{1 + 4/k_p^2 \cdot [V_{GB_{eff}} - f_2\{\psi\}]}} \tag{11.199}$$

$$\psi_{s_{inv}}\{\psi\} = f_1\{\psi\} + \phi_T \cdot [1 + m_0] \cdot \ln\left[\frac{\left[\frac{f_3\{\psi\}}{k_0}\right]^2 - f_1\{\psi\} - \Delta_{acc} + \phi_T}{\phi_T}\right] \tag{11.200}$$

$$\psi^*_{s_0} = \psi_{s_{inv}} \cdot \{V_{SB_t}\} \tag{11.201}$$

$$\psi^*_{s_L} = \psi_{s_{inv}} \cdot \{V_{DB_t}\} \tag{11.202}$$

Surface Potential in Accumulation:

$$f_1 = Acc \cdot [V_{GS} + V_{SB} + \Delta V_G - V_{FB} - V_{GB_{eff}}] \tag{11.203}$$

$$f_2 = \frac{f_1}{\sqrt{1 + \frac{f_1^2}{N_{\phi_T} \cdot \phi_T^2}}} \tag{11.204}$$

$$\psi_{s_{acc}} = -\phi_T \cdot \ln\left[\frac{\left\{\frac{f_1/(Acc) - f_2}{k_0}\right\}^2 - f_2 + \phi_T}{\phi_T}\right] \tag{11.205}$$

Auxiliary Variables:

$$\Delta\psi = \psi^*_{s_L} - \psi^*_{s_0} \tag{11.206}$$

$$\overline{\psi}_{inv} = \frac{\psi^*_{s_L} + \psi^*_{s_0}}{2} \tag{11.207}$$

$$V_{G_T}\{\psi_{s_{inv}}\} = \frac{2 \cdot [V_{GB_{eff}} - \psi_{s_{inv}}]}{1 + \sqrt{1 + 4/k_p^2 \cdot [V_{GB_{eff}} - \psi_{s_{inv}}]}} - k_0 \cdot \sqrt{\mathrm{hyp}_1\{\psi_{s_{inv}} + \Delta_{acc}\ ;\varepsilon_2\}} \tag{11.208}$$

$$V_{GT_0} = \mathrm{hyp}_1\left\{V_{G_T}\left\{\psi^*_{s_0}\right\};\varepsilon_5\right\} \tag{11.209}$$

$$V_{GT_L} = \mathrm{hyp}_1\left\{V_{G_T}\left\{\psi^*_{s_L}\right\};\varepsilon_5\right\} \tag{11.210}$$

$$\overline{V}_{G_T} = V_{G_T}\{\overline{\psi}_{inv}\} \tag{11.211}$$

$$V_{ox} = \frac{2\cdot[V_{GS} + V_{SB} + \Delta V_G - V_{FB} - \overline{\psi}_{inv} - \psi_{acc}]}{1 + \sqrt{1 + 4/k_p^2\cdot[V_{GB_{eff}} - \overline{\psi}_{inv}]}} \tag{11.212}$$

$$\partial V_{ox} = \frac{2}{1 + \sqrt{1 + 4/k_p^2\cdot[V_{GB_{eff}} - \overline{\psi}_{inv}]}} \tag{11.213}$$

$$V_{eff} = V_{G_T} + \eta_{mob}\cdot(V_{ox} - V_{G_T}) \tag{11.214}$$

$$\xi = \phi_T\cdot\left[\frac{1}{\sqrt{1 + 4/k_p^2\cdot[V_{GB_{eff}} - \overline{\psi}_{inv}]}} + \frac{k_0}{2\cdot\sqrt{\mathrm{hyp}_1\{\overline{\psi}_{inv} + \Delta_{acc}\ ;\varepsilon_5\}}}\right] \tag{11.215}$$

$$\overline{V}^*_{G_T} = \frac{V_{GT_0} + V_{GT_L}}{2} + \xi \tag{11.216}$$

Second-Order Effects

Mobility Degradation:

$$V_{eff_1} = \mathrm{hyp}_1(V_{eff};\varepsilon_2) \tag{11.217}$$

$$G_{mob} = \frac{\mu_0}{\mu} = \begin{cases} 1 + [(\theta_{ph} \cdot V_{eff_1})^{\nu/3} + (\theta_{sr} \cdot V_{eff_1})^{2\nu}]^{1/\nu} & \text{for NMOS} \\ 1 + [(\theta_{ph} \cdot V_{eff_1})^{\nu/3} + (\theta_{sr} \cdot V_{eff_1})^{\nu}]^{1/\nu} & \text{for PMOS} \end{cases} \quad (11.218)$$

Velocity Saturation:

$$x = \begin{cases} \dfrac{2 \cdot \theta_{sat} \cdot \Delta\psi}{\sqrt{G_{mob}}} & \text{for NMOS} \\ \dfrac{2 \cdot \theta_{sat}}{\sqrt{G_{mob}}} \cdot \dfrac{\Delta\psi}{(1 + \theta_{sat}^2 \cdot \Delta\psi^2)^{1/4}} & \text{for PMOS} \end{cases} \quad (11.219)$$

$$G_{vsat} = \begin{cases} \dfrac{G_{mob}}{2} \cdot \left[\sqrt{1 + x^2} + 1 - \dfrac{x^2}{6}\right] & x < 1 \cdot 10^{-4} \\ \dfrac{G_{mob}}{2} \cdot \left[\sqrt{1 + x^2} + \dfrac{\ln(x + \sqrt{1 + x^2})}{x}\right] & x \geq 1 \cdot 10^{-4} \end{cases} \quad (11.220)$$

Channel Length Modulation:

$$G_{\Delta L} = \mathrm{hyp}_1\left(1 - \alpha \cdot \ln\left[\frac{V_{DS} - V_{DS_x} + \sqrt{(V_{DS} - V_{DS_x})^2 + V_p^2}}{V_P}\right]; \varepsilon_5\right) \quad (11.221)$$

Series Resistance and Self-Heating:

$$G_R = \theta_R \cdot \left(1 + \frac{\theta_{R1}}{\theta_{R2} + \bar{V}_{G_T}}\right) \cdot \bar{V}_{G_T} \quad (11.222)$$

$$G_{Th} = \theta_{Th} \cdot V_{DS} \cdot \Delta\psi \cdot V_{G_T} \tag{11.223}$$

$$G_{tot} = G_{Th} + \frac{[G_{\Delta L} \cdot G_{vsat} + G_R]}{2} \cdot \left[1 + \sqrt{\mathrm{hyp}_1\left(1 - \frac{4 \cdot G_R / G_{vsat}}{G_{\Delta L} \cdot G_{vsat} + G_R{}^2} \cdot [G_{vsat}^2 - G_{mob}^2]; \varepsilon_5\right)}\right] \tag{11.224}$$

Inversion-Layer Charge

$(Q_{inv} = -\varepsilon_{ox}/t_{ox} \cdot V_{inv})$:

$$\psi^*_{s_{inv}}\{\psi_{s_{inv}}\} = \mathrm{hyp}_1(\psi_{s_{inv}} + \Delta_{acc}; \varepsilon_5) \tag{11.225}$$

$$V_{inv}\{\psi_{s_{inv}}, \psi\} = \frac{k_0 \cdot \phi_T \cdot \exp\left[\frac{\psi_{s_{inv}} - \psi}{(1 + m_0) \cdot \phi_T}\right]}{\sqrt{\psi^*_{s_{inv}}\{\psi_{s_{inv}}\} + \phi_T \cdot \exp\left[\frac{\psi_{s_{inv}} - \psi}{(1 + m_0) \cdot \phi_T}\right]} + \sqrt{\psi^*_{s_{inv}}\{\psi_{s_{inv}}\}}} \tag{11.226}$$

$$V_{inv_0} = V_{inv}\left\{\psi^*_{s_0}, V_{SB_t}\right\} \tag{11.227}$$

$$V_{inv_L} = V_{inv}\left\{\psi^*_{s_L}, V_{DB_t}\right\} \tag{11.228}$$

Drain Current

$$x_0 = \frac{2}{\phi_T} \cdot (\psi_{sat_1} + \phi_T - V_{SB_t}) \tag{11.229}$$

$$x_L = \frac{2}{\phi_T} \cdot (\psi_{sat_1} + \phi_T - V_{DB_t}) \tag{11.230}$$

$$G = \frac{\exp(x_0) + \exp(x_L)}{\exp(x_0) + \exp(x_L) + 1} \tag{11.231}$$

$$I_{drift} = \begin{cases} \beta \cdot V_{G_T} \cdot \Delta\psi & x_0 > 80 \text{ or } x_L > 80 \\ \beta \cdot \overline{V}_{G_T} \cdot \Delta\psi \cdot G & x_0 \le 80 \text{ and } x_L \le 80 \end{cases} \tag{11.232}$$

$$I_{diff} = \beta \cdot \phi_T \cdot (V_{inv_0} - V_{inv_L}) \tag{11.233}$$

$$I_{DS} = \frac{I_{drift} + I_{diff}}{G_{tot}} \tag{11.234}$$

Weak-Avalanche

$$I_{avl} = \begin{cases} 0 & V_{DS} \le a_3 \cdot V_{DSAT} \\ a_1 \cdot I_{DS} \cdot \exp\left(-\frac{a_2}{V_{DS} - (a_3 \cdot V_{DSAT})}\right) & V_{DS} > a_3 \cdot V_{DSAT} \end{cases} \tag{11.235}$$

Gate Current Equations

The tunnelling probability is given by:

$$P_{tun}\{V_{ox};\chi_B;B\} = \begin{cases} \exp\left(-\frac{B}{\chi_B}\cdot\frac{\left[\left(\frac{V_{ox}}{\chi_B}\right)^2-3\cdot\frac{V_{ox}}{\chi_B}+3\right]}{1+\left(1-\frac{V_{ox}}{\chi_B}\right)^{3/2}}\right) & V_{ox}<\chi_B \\ \exp(-B/V_{ox}) & V_{ox}\geq\chi_B \end{cases} \quad (11.236)$$

Source/Drain Gate Overlap Current:

First calculate the oxide voltage V_{ov} at both Source and Drain overlap:

$$V_{G_{eff}}\{V_{GX}\} = V_{GX}-V_{FBov}-\mathrm{hyp}_1(V_{GX}-V_{FBov};\varepsilon_1) \quad (11.237)$$

$$\Delta_{ov}\{V_{GX}\} = \phi_T\cdot\left[\exp\left(\frac{Acc_{ov}\cdot[V_{GX_{eff}}\{V_{GX}\}+\varepsilon_1]}{\phi_T}\right)-1\right] \quad (11.238)$$

$$\psi_{sat_{ov}}\{V_{GX}\} = -\left[\sqrt{\frac{k_{ov}^2}{4}-V_{G_{eff}}\{V_{GX}\}+\Delta_{ov}\{V_{GX}\}}-\frac{k_{ov}}{2}\right]^2+\Delta_{ov}\{V_{GX}\} \quad (11.239)$$

$$f_1\{V_{GX}\} = Acc_{ov}\cdot[V_{GX}-V_{FBov}-V_{G_{eff}}\{V_{GX}\}] \quad (11.240)$$

$$f_2\{V_{GX}\} = \frac{f_1\{V_{GX}\}}{\sqrt{1+\frac{[f_1\{V_{GX}\}]^2}{N_{\phi_T}\cdot\phi_T^2}}} \quad (11.241)$$

$$f_3\{V_{GX}\} = \frac{2 \cdot \left[\frac{f_1\{V_{GX}\}}{Acc_{ov}} - f_2\{V_{GX}\}\right]}{1 + \sqrt{1 + 4/k_p^2 \cdot \left[\frac{f_1\{V_{GX}\}}{Acc_{ov}} - f_2\{V_{GX}\}\right]}} \tag{11.242}$$

$$\psi^*_{s_{ov}}\{V_{GX}\} = \phi_T \cdot \ln\left(\frac{\left(\frac{f_3\{V_{GX}\}}{k_{ov}}\right)^2 + f_2\{V_{GX}\} + \phi_T}{\phi_T}\right) \tag{11.243}$$

$$V_{ov}\{V_{GX}\} = \frac{2 \cdot [V_{GX} - V_{FBov} - \psi^*_{s_{ov}}\{V_{GX}\} - \psi_{sat_{ov}}\{V_{GX}\}]}{1 + \sqrt{1 + 4/k_p^2 \cdot [(f_1\{V_{GX}\})/Acc_{ov} - \psi^*_{s_{ov}}\{V_{GX}\}]}} \tag{11.244}$$

$$V_{ov_0} = V_{ov}\{V_{GS}\} \tag{11.245}$$

$$V_{ov_L} = V_{ov}\{V_{GS} - V_{DS}\} \tag{11.246}$$

Next calculate the gate tunnelling current in both Source and Drain overlap:

$$P_{ov}\{V_{ov}\} = P_{tun}\{V_{ov}; \chi_{B_{inv}}; B_{inv}\} \tag{11.247}$$

$$I_{Gov}\{V_{GX}, V_{ov}\} = I_{GOV} \cdot V_{GX} \cdot V_{ov} \cdot [P_{ov}\{V_{ov}\} - P_{ov}\{-V_{ov}\}] \tag{11.248}$$

$$I_{Gov_0} = I_{Gov}\{V_{GS}, V_{ov_0}\} \tag{11.249}$$

$$I_{Gov_L} = I_{Gov}\{V_{GS} - V_{DS}, V_{ov_L}\} \tag{11.250}$$

Intrinsic Gate Current

The gate tunnelling current in accumulation:

$$P_{acc} = P_{tun}\{-V_{ox};\chi_{B_{acc}};B_{acc}\} \tag{11.251}$$

$$V_{acc} = V_{ox} - \mathrm{hyp}_1(V_{ox};\varepsilon_5) \tag{11.252}$$

$$I_{GB} = -I_{GACC} \cdot (V_{GS} + V_{SB}) \cdot V_{acc} \cdot P_{acc} \tag{11.253}$$

The tunnelling current in inversion, including quantum-mechanical barrier lowering $\Delta\chi_B$:

$$\Delta\chi_B = QM_\psi \cdot [(\bar{V}_{G_T}/3 + V_{ox} - \bar{V}_{G_T})^2 + V_{limit}^2]^{1/3} \tag{11.254}$$

$$\chi_{B_{eff}} = 0.7 \cdot \chi_{B_{inv}} + \mathrm{hyp}_1(0.3 \cdot \chi_{B_{inv}} - \Delta\chi_B;\varepsilon_5) \tag{11.255}$$

$$B_{eff} = B_{inv} \cdot (\chi_{B_{eff}}/\chi_{B_{inv}})^{3/2} \tag{11.256}$$

$$P_{inv} = P_{tun}(V_{ox};\chi_{B_{eff}};B_{eff}) \tag{11.257}$$

$$B_{inv}^* = \frac{3}{8} \cdot \chi_{B_{eff}}^{-2} \cdot B_{eff} \cdot \partial V_{ox} \tag{11.258}$$

$$\xi^* = \frac{\xi}{\phi_T \cdot \bar{V}_{G_T}^*} \tag{11.259}$$

$$\partial V_{ox}^{*} = \frac{\partial V_{ox}}{\sqrt{V_{ox}^2 + V_{limit}^2}} \tag{11.260}$$

$$P_{GC} = 1 + \frac{[(B_{inv}^{*})^2 + 4 \cdot B_{inv}^{*} \cdot \xi^{*} + 2 \cdot B_{inv}^{*} \cdot \partial V_{ox}^{*} + 2 \cdot \xi^{*2} + 4 \cdot \partial V_{ox}^{*} \cdot \xi^{*}] \cdot \Delta\psi^2}{24}$$

(11.261)

$$\bar{I}_{GC} = I_{GINV} \cdot G_{\Delta L} \cdot \left(V_{GS} - \frac{1}{2} \cdot V_{DS_x}\right) \cdot P_{inv} \tag{11.262}$$

$$\bar{V}_{inv} = \frac{V_{inv_0} + V_{inv_L}}{2} \tag{11.263}$$

The total intrinsic gate current I_{GC} :

$$I_{GC} = I_{GC} \cdot V_{inv} \cdot P_{GC} \tag{11.264}$$

$$P_{GS} = [B_{inv}^{*} + \partial V_{ox}^{*}] \cdot \frac{\Delta\psi}{12} + [(B_{inv}^{*})^2 \cdot (B_{inv}^{*} + 5 \cdot \xi^{*} + 3 \cdot \partial V_{ox}^{*}) + \tag{11.265}$$

$$2 \cdot \xi^{*2} \cdot (B_{inv}^{*} - \xi^{*} + \partial V_{ox}^{*}) + 10 \cdot B_{inv}^{*} \cdot \xi^{*} \cdot \partial V_{ox}^{*}] \cdot \frac{\Delta\psi^3}{480}$$

$$I_{GS} = \frac{1}{2} \cdot I_{GC} + \left(P_{GS} \cdot \bar{V}_{inv} + \frac{V_{inv_0} - V_{inv_L}}{12}\right) \cdot \bar{I}_{GC} + I_{Gov_0} \tag{11.266}$$

$$I_{GD} = I_{GC} - I_{GS} + I_{Gov_0} + I_{Gov_L} \tag{11.267}$$

Extended Charge Equations

Bias-Dependent Overlap Capacitance:

$$Q_{ov_0} = C_{GSO} \cdot V_{ov_0} \tag{11.268}$$

$$Q_{ov_L} = C_{GDO} \cdot V_{ov_L} \tag{11.269}$$

Intrinsic Charges:

$$C_{ox_{eff}} = \frac{C_{ox}}{1 + QM_{t_{ox}} \cdot \left[\left(\frac{V_{eff}}{\eta_{mob}}\right)^2 + (20 \cdot \phi_T)^2\right]^{-1/6}} \tag{11.270}$$

$$\Delta V_{G_T} = \frac{V_{GT_0} - V_{GT_L}}{2 \cdot \left(1 + \theta_R \cdot \frac{\overline{V}^*_{G_T}}{G_{tot}}\right)} \tag{11.271}$$

$$F_j = \frac{\Delta V_{G_T}}{\overline{V}^*_{G_T}} \tag{11.272}$$

$$Q_S = -\frac{C_{ox_{eff}}}{2} \cdot \left[\overline{V}^*_{G_T} + \frac{\Delta V_{G_T}}{3} \cdot \left(F_j - \frac{F_j^2}{5} + 1\right) - \xi\right] \tag{11.273}$$

$$Q_D = -\frac{C_{ox_{eff}}}{2} \cdot \left[\overline{V}^*_{G_T} + \frac{\Delta V_{G_T}}{3} \cdot \left(F_j + \frac{F_j^2}{5} - 1\right) - \xi\right] \tag{11.274}$$

$$Q_B = -C_{ox_{eff}} \cdot [V_{ox} - \bar{V}^{*}_{G_T} + \xi] \tag{11.275}$$

$$Q_G = -[Q_S + Q_D + Q_B] \tag{11.276}$$

Extended Noise Equations

In these equations f represents the operation frequency of the transistor.

$$g_m = \frac{\partial I_{DS}}{\partial V_{GS}} \tag{11.277}$$

$$T_{sat} = \begin{cases} \theta^2_{sat} & \text{for NMOS} \\ \dfrac{\theta^2_{sat}}{\sqrt{1 + \theta^2_{sat} \cdot \Delta\psi^2}} & \text{for PMOS} \end{cases} \tag{11.278}$$

$$R_{ideal} = \frac{\beta \cdot G^2_{vsat}}{G_{tot}} \cdot \left[\bar{V}_{G_T} + \frac{\frac{\Delta\psi^2}{12} - \xi \cdot \left(\bar{V}_{G_T} - \frac{V_{inv_0} + V_{inv_L}}{2} \right)}{\bar{V}_{G_T} + \xi} \right] \tag{11.279}$$

$$S_{th} = \frac{N_T}{G^2_{mob}} \cdot (R_{ideal} - T_{sat} \cdot I_{DS} \cdot \Delta\psi) \tag{11.280}$$

$$N_0 = \frac{\varepsilon_{ox}}{q t_{ox}} \cdot V_{inv_0} \tag{11.281}$$

$$N_L = \frac{\varepsilon_{ox}}{qt_{ox}} \cdot V_{inv_L} \tag{11.282}$$

$$N^* = \frac{\varepsilon_{ox}}{qt_{ox}} \cdot \xi \tag{11.283}$$

$$S_{fl} = \frac{q \cdot \phi_T^2 \cdot t_{ox} \cdot \beta \cdot I_{DS}}{f \cdot \varepsilon_{ox} \cdot G_{mob} \cdot N^*} \cdot \left[(N_{FA} - N^* \cdot N_{FB} + N^{*2} \cdot N_{FC}) \cdot \ln \frac{N_0 + N^*}{N_L + N^*} + (N_{FB} - N^* \cdot N_{FC}) \cdot (N_0 - N_L) + \frac{N_{FC}}{2} \cdot (N_0^2 - N_L^2) \right] + \frac{\phi_T \cdot I_{DS}^2}{f} \cdot (1 - G_{\Delta L}) \cdot \left[\frac{N_{FA} + N_{FB} \cdot N_L + N_{FC} \cdot N_L^2}{(N_L + N^*)^2} \right] \tag{11.284}$$

$$S_{ig} = \begin{cases} \dfrac{\frac{1}{3} \cdot N_T \cdot (2 \cdot \pi \cdot f \cdot C_{ox})^2 / g_m}{1 + 0.075 \cdot (2 \cdot \pi \cdot f \cdot C_{ox} / g_m)^2} & \text{GATENOISE} = 0 \\ 0 & \text{GATENOISE} = 1 \end{cases} \tag{11.285}$$

$$\rho_{igth} = 0.4j \tag{11.286}$$

$$S_{igth} = \rho_{igth} \cdot \sqrt{S_{ig} \cdot S_{th}} \tag{11.287}$$

11.6.1 Numerical adaptations

The implemented electrical equations of MOS Model 11 are essentially based on the physical description given in section 11.4 on page 528. The following numerical adaptations have been made in order to obtain smooth transitions and prevent numerical problems, leading to the equations given in section 11.6 on page 568:

- The piece-wise eqs. (11.11) and (11.19) for $V_{GB_{eff}}$,(11.14) for D_{sf} ,(11.15) for D ,(11.22)for $V_{DSAT_{long}}$, (11.25) for V_{DSAT} ,(11.27), (11.33) and (11.65) for different functions f_1 ,(11.62) for $V_{GX_{eff}}$ and (11.77) for I_{GB} have been replaced by smooth C_∞ -continuous functions based on hyp-functions.

- Expression (11.13) describing the drain-induced barrier lowering effect has no numerical solution for $V_{SB} + \phi_B < 0$. In order to solve this problem the expression $V_{SB} + \phi_B$ is clipped at a minimum value of $0.1 \cdot \phi_B$ using eq. (11.180). In order to maintain symmetry (with respect to source and drain) the same method must be applied to the drain side, this is done in eq. (11.196).

- The effective voltage V_{eff} given by eq. (11.214) becomes negative in the accumulation region, which leads to strange behaviour in the mobility reduction expression (11.47). In order to prevent V_{eff} from becoming negative, a hyp-smoothing function is used in the actual implementation, see eq. (11.217).

- The theoretical velocity saturation expression (11.49) results in zero divided by zero for $V_{DS} = 0$. This numerical problem has been circumvented by replacing this expression by a third-order Taylor polynomial for small values of V_{DS} , see eq. (11.220).

- The theoretical channel length modulation expression (11.50) can become negative for high values of α and V_{DS} . This corresponds to a negative effective channel length, which is not physical. In order to prevent $G_{\Delta L}$ from becoming negative, a hyp-smoothing function is used in the actual implementation, see eq. (11.221).

- The term in the square root of eq. (11.53) can become negative for very high values of parameter θ_R , which would result in numerical errors. This has been prevented in the actual implementation (11.224) by using a hyp-smoothing function.

- The term $\psi_{s_{inv}} + \Delta_{acc}$ in expression (11.54) may become negative in accumulation for certain parameter values. Since a square root is taken of this term, it has to be prevented that the above term becomes negative; this has been done using a hyp-smoothing function (11.225) in eq. (11.226). The same type of problem occurs in eq. (11.45) for variable ξ, it has been circumvented in the same way, see eq. (11.215).

- Theoretically in subthreshold the drift current given by eq. (11.57) is much smaller than the diffusion current, due to the term $\Delta\psi$ which rapidly approaches zero for decreasing gate bias. Owing to the approximations made in the calculation of surface potential in MOS Model 11, for certain conditions $\Delta\psi$ may not go to zero rapidly enough. As a result the drift current is forced to very small values in sub-threshold by making use of eqs. (11.229) to (11.232).

- The exponent in the tunnelling probability P_{tun}, given by eq. (11.61), results in zero divided by zero for $V_{ox} = 0$. By simply rewriting the exponent, this problem can be circumvented as has been done in eq. (11.236).

- The expression of effective oxide barrier lowering $\Delta\chi_B$, given by eq. (11.78), can become equal to zero (at $V_{GB} = V_{FB}$), resulting in numerical errors in the first-order derivatives of $\Delta\chi_B$ to the terminal voltages. In order to prevent $\Delta\chi_B$ from becoming zero, eq. (11.254) has been used.

- For very high gate bias values, which could occur during the iteration process of the circuit simulator, the expression of effective oxide barrier $\chi_{B_{eff}}$, given by eq. (11.79), can become zero or negative resulting in numerical errors. In order to prevent this problem $\chi_{B_{eff}}$ is clipped at a minimum (arbitrary) value of $0.7 \cdot \chi_{B_{inv}}$ using a hyp-smoothing function, see eq. (11.255).

- The expression of ∂V_{ox}^*, given by eq. (11.84), gives numerical problems when the oxide voltage V_{ox} is equal to zero. This problem has been circumvented by replacing V_{ox} by $\sqrt{V_{ox}^2 + V_{limit}^2}$, see eq. (11.260).

- The expression of effective oxide capacitance (11.94) due to quantum-mechanical effects gives erroneous results for $V_{eff} = 0$ (i.e. $V_{GB} = V_{FB}$). This can be prevented by replacing V_{eff}/η_{mob} by $\sqrt{(V_{eff}/\eta_{mob})^2 + (20 \cdot \phi_T)^2}$, where the value of $20 \cdot \phi_T$ is

rather arbitrary but it nevertheless ensures a smooth transition from accumulation to depletion / inversion.

11.7 Model embedding in a circuit simulator

In CMOS technologies both n- and p-channel MOS transistors are supported. It is convenient to use one model for both type of transistors instead of two separate models. This is accomplished by mapping a p-channel device with its bias conditions and parameter set onto an equivalent n-channel device with appropriately changed bias conditions (i.e. currents, voltages and charges) and parameters. In this way both type of transistors can be treated as an n-channel transistor. Nevertheless, the electrical behaviour of electrons and holes is not exactly the same (e.g. the mobility and tunnelling behaviour), and consequently slightly different equations have to be used in case of n- or p-type transistors, see section 11.4.2 on page 543.

As said earlier, any circuit simulator internally identifies the terminals of a MOS transistor by a number. However, designers are used to the standard terminology of source, drain, gate and bulk. Therefore, in the context of a circuit simulator it is traditionally possible to address, say, the drain of MOST number 17, even if in reality the corresponding source is at a higher potential (n channel case). More strongly, most circuit simulators provide for model evaluation a so called V_{DS} , V_{GS} , and V_{SB} based on an a priori assignment of source, drain and bulk that is independent of the actual bias conditions. Since MOS Model 11 assumes saturation occurs at the drain side of the MOSFET, the basic model cannot cope with bias conditions that correspond to $V_{DS} < 0$. Again a transformation of the bias conditions is necessary. In this case, the transformation corresponds to internally reassigning source and drain, applying the standard electrical model, and then reassigning the currents and charges to the original terminals. In MOS Model 11 care has been taken to preserve symmetry with respect to drain and source at $V_{DS} = 0$. In other words no non-singularities will occur in the higher-order derivatives at $V_{DS} = 0$.

In detail, in order to embed MOS Model 11 correctly into a circuit simulator, the following procedure, illustrated in figure 71 should be followed. We have assumed that indeed the simulator provides the nodal potentials V_D^e , V_G^e , V_S^e and V_B^e based on an a priori assignment of drain, gate, source and bulk.

Step 1 Calculate the voltages V''_{DS}, V''_{GS} and V''_{SB}, and the additional voltages V''_{DG} and V''_{SG}. The latter are used for calculating the charges associated with overlap capacitances.

Step 2 Based on n- or p-channel devices, calculate the modified voltages V'_{DS}, V'_{GS} and V'_{SB}. From here onwards only n-channel behaviour needs to be considered.

Step 3 Based on a positive or negative V'_{DS}, calculate the internal nodal voltages. At this level, the voltages - and the parameters, see below - comply to all the requirements for input quantities of MOS Model 11.

Step 4 Evaluate all the internal output quantities - channel current, weak avalanche current, gate current, nodal charges, and noise-power spectral densities - using the standard MOS Model 11 equations and the internal voltages.

Step 5 Correct the internal output quantities for a possible source-drain interchange. In fact, this directly establishes the external noise power spectral densities.

Step 6 Correct for a possible p-channel transformation.

Step 7 Change from branch current to nodal currents, establishing the external current output quantities. Calculate the overlap charges that are related to the physical regions and add them to the nodal charges, thus forming the external charge output quantities.


$V_D^e, V_G^e, V_S^e, V_B^e$
$V''_{DS} = V_D^e - V_S^e$
$V''_{GS} = V_G^e - V_S^e$
$V''_{SB} = V_S^e - V_B^e$
$V''_{DG} = V_D^e - V_G^e$
$V''_{SG} = V_S^e - V_G^e$
Chan-nel type
n-channel
p-channel
$V'_{DS} = V''_{DS}$
$V'_{GS} = V''_{GS}$
$V'_{SB} = V''_{SB}$
$V'_{DS} = -V''_{DS}$
$V'_{GS} = -V''_{GS}$
$V'_{SB} = -V''_{SB}$
$V'_{DS} \geq 0$
yes
no
$V_{DS} = V'_{DS}$
$V_{GS} = V'_{GS}$
$V_{SB} = V'_{SB}$
$V_{DS} = -V'_{DS}$
$V_{GS} = V'_{GS} - V'_{DS}$
$V_{SB} = V'_{SB} + V'_{DS}$
$I_{DS} = I_{DS}(V_{DS},V_{GS},V_{SB})$
$I_{AVL} = I_{AVL}(V_{DS},V_{GS},V_{SB})$
$I_{GS} = I_{GS}(V_{DS},V_{GS},V_{SB})$
$I_{GD} = I_{GD}(V_{DS},V_{GS},V_{SB})$
$I_{GB} = I_{GB}(V_{DS},V_{GS},V_{SB})$
$Q_D = Q_D(V_{DS},V_{GS},V_{SB})$
$Q_S = Q_S(V_{DS},V_{GS},V_{SB})$
$Q_B = Q_B(V_{DS},V_{GS},V_{SB})$
$Q_G = -(Q_D + Q_S + Q_B)$
$S_{th} = S_{th}(V_{DS},V_{GS},V_{SB})$
$S_{fl} = S_{fl}(V_{DS},V_{GS},V_{SB})$
$S_{ig} = S_{ig}(V_{DS},V_{GS},V_{SB})$
$S_{igth} = S_{igth}(V_{DS},V_{GS},V_{SB})$
A


A
$V'_{DS} \geq 0$
yes
no
$I'_{DS} = I_{DS}$ $I'_{GS} = I_{GS}$ $Q'_D = Q_D$
$I'_{DB} = I_{AVL}$ $I'_{GD} = I_{GD}$ $Q'_G = Q_G$
$I'_{SB} = 0$ $I'_{GB} = I_{GB}$ $Q'_S = Q_S$
$Q'_B = Q_B$
$Q'_{ov_0} = Q_{ov_0}$
$Q'_{ov_L} = Q_{ov_L}$
$S'_D = S_{th} + S_{fl}$
$S'_G = S_{ig}$
$S'_S = S_{th} + S_{fl} + S_{ig} + 2R_e\{S_{igth}\}$
$S'_{DG} = S^*_{igth}$
$S'_{GS} = -S_{ig} - S_{igth}$
$S'_{SD} = -S_{igth} - S_{th} - S_{fl}$
$I'_{DS} = -I_{DS}$ $I'_{GS} = I_{GD}$ $Q'_D = Q_S$
$I'_{DB} = 0$ $I'_{GD} = I_{GS}$ $Q'_G = Q_G$
$I'_{SB} = I_{AVL}$ $I'_{GB} = I_{GB}$ $Q'_S = Q_D$
$Q'_B = Q_B$
$Q'_{ov_0} = Q_{ov_L}$
$Q'_{ov_L} = Q_{ov_0}$
$S'_D = S_{th} + S_{fl} + S_{ig} + 2R_e\{S_{igth}\}$
$S'_G = S_{ig}$
$S'_S = S_{th} + S_{fl}$
$S'_{DG} = -S_{ig} - S^*_{igth}$
$S'_{GS} = S_{igth}$
$S'_{SD} = -S^*_{igth} - S_{th} - S_{fl}$
Channel type
n-channel
p-channel
$I''_{DS} = I'_{DS}$ $Q''_D = Q'_D$ $S''_D = S'_D$
$I''_{DB} = I'_{DB}$ $Q''_G = Q'_G$ $S''_G = S'_G$
$I''_{SB} = I'_{SB}$ $Q''_S = Q'_S$ $S''_S = S'_S$
$I''_{GS} = I'_{GS}$ $Q''_B = Q'_B$ $S''_{DG} = S'_{DG}$
$I''_{GD} = I'_{GD}$ $Q''_{ov_0} = Q'_{ov_0}$ $S''_{GS} = S'_{GS}$
$I''_{GB} = I'_{GB}$ $Q''_{ov_L} = Q'_{ov_L}$ $S''_{SD} = S'_{SD}$
$I''_{DS} = -I'_{DS}$ $Q''_D = -Q'_D$ $S''_D = S'_D$
$I''_{DB} = -I'_{DB}$ $Q''_G = -Q'_G$ $S''_G = S'_G$
$I''_{SB} = -I'_{SB}$ $Q''_S = -Q'_S$ $S''_S = S'_S$
$I''_{GS} = -I'_{GS}$ $Q''_B = -Q'_B$ $S''_{DG} = S'_{DG}$
$I''_{GD} = -I'_{GD}$ $Q''_{ov_0} = -Q'_{ov_0}$ $S''_{GS} = S'_{GS}$
$I''_{GB} = -I'_{GB}$ $Q''_{ov_L} = -Q'_{ov_L}$ $S''_{SD} = S'_{SD}$
B



Figure 71: Transformation scheme

It is customary to have separate user models in the circuit simulators for n- and p-channel transistors. In that manner it is easy to use a different set of reference and scaling parameters for the two channel types. As a consequence, the changes in the parameter values necessary for a p-channel type transistor are normally already included in the parameter sets on file. The changes should not be included in the simulator.

11.8 Parameter Extraction Method

The parameter extraction for MOS Model 11 using an **optimization method** is described step by step in the scheme below. The equations used for the parameter extraction are the basic equations of 11.4.2. It should be noticed that for the p-channel MOSFET all voltage and current values have to change sign upon entering the optimization program as a p-MOST is treated as an equivalent n-MOST. The bias conditions to be used for the measurements are dependent on the supply voltage of the process. Of course it is advisable to restrict the range of voltages to this supply voltage V_{sup}. Otherwise physical effects, atypical for normal transistor operation and therefore less well described by MOS Model 11, may dominate the characteristics.

The simultaneous determination of all parameters is not advisable, because the value of some parameters can be wrong due to correlation and suboptimisation. Therefore it is more practical to split the parameters into several groups, and, for each group, to measure the dc-characteristics according to the indicated conditions and to determine the specific parameters. Although the poly-depletion effect affects the dc-behaviour of a MOSFET, the poly-depletion parameter *KPINV* can only be determined accurately from $C-V$-measurements. If the (physical) oxide thickness t_{ox} and the polysilicon impurity concentration N_P are known, the parameter *KPINV* ($= 1/k_p$) can be calculated from

$$k_P = \frac{t_{ox} \cdot \sqrt{2 \cdot q \cdot \varepsilon_{si} \cdot N_P}}{\varepsilon_{ox}} \tag{11.288}$$

If the polysilicon impurity concentration N_P is not known, as a good first-order estimate one can use $N_P = 1 \cdot 10^{26}\text{m}^{-3}$ for n^+-polysilicon gates and $N_P = 5 \cdot 10^{25}\text{m}^{-3}$ for p^+-polysilicon gates. In the latter case a measured $C_{GG}-V_{GS}$-characteristic for a long-channel transistor is essential for an accurate determination of *KPINV*.

Before the optimization is started a parameter set has to be determined which contains a first estimation of the parameters to be extracted and the parameters which remain constant. The value of ϕ_T is calculated from the device temperature T_{KD} according to eq. (11.161). The value of smoothing factor m is calculated from the device length L and from the minimum feature size of the technology L_{min} using eq. (11.136). The above equation is rounded off to an integer value.

The parameter set used as a first-order estimation of the parameters to be extracted is given in Table 2. With this parameter set a first optimization following the scheme below, is performed. After this the new parameter set serves as an estimation for the second optimization, which is performed following the same scheme. This method yields a proper set of parameters after the second optimization. Experiments with transistors of different processes show that the parameter set does not change very much after a third optimization.

The parameter extraction routine consists of five different dc-measurements and one (optional) capacitance measurement:

- **Measurement I:** $I_D/g_m/I_G$-V_{GS} - characteristics in linear region:

n-channel : V_{GS} = 0 ... V_{sup} (with steps of maximum 50 mV).
V_{DS} = 50 mV
V_{BS} = 0 ... -V_{sup}

p-channel : V_{GS} = 0 ... -V_{sup} (with steps of maximum 50 mV).
V_{DS} = -50 mV
V_{BS} = 0 ... V_{sup}

- **Measurement II:** Subtreshold I_D-V_{GS} - characteristics:

n-channel : V_{GS} = V_T - 0.6 V ... V_T + 0.3 V
V_{DS} = 3 values starting from 100 mV to V_{sup}
V_{BS} = 0 ... -V_{sup}

p-channel : V_{GS} = V_T + 0.6 V ... V_T - 0.3 V
V_{DS} = 3 values starting from -100 mV to -V_{sup}
V_{BS} = 0 ... V_{sup}

- **Measurement III:** $I_D/g_{DS}/I_G$-V_{DS} - characteristics:

n-channel : V_{DS} = 0 ... V_{sup} (with steps of maximum 50 mV).
V_{GS} = 4 values starting from V_T + 0.1 V , not above V_{sup}
V_{BS} = 3 values starting from 0 V to -V_{sup}

p-channel : V_{DS} = 0 ... -V_{sup} (with steps of maximum 50 mV).
V_{GS} = 4 values starting from V_T + 0.1 V , not below -V_{sup}
V_{BS} = 3 values starting from 0 V to V_{sup}

- **Measurement IV:** $I_D/I_S/I_G I_B$-V_{GS} - characteristics in all operation regions:

n-channel : V_{GS} = -V_{sup} ... V_{sup} (with steps of maximum 50 mV).
V_{DS} = 4 values starting from 0 V to V_{sup}
V_{BS} = 0 V

p-channel : V_{GS} = -V_{sup} ... -V_{sup} (with steps of maximum 50 mV).
V_{DS} = 4 values starting from 0 V to -V_{sup}
V_{BS} = 0 V

- **Measurement V:** I_B-V_{GS} - characteristics:

n-channel : V_{GS} = 0 ... V_{sup} (with steps of maximum 50 mV).
V_{DS} = 3 values not above V_{sup}
V_{BS} = 0 V

p-channel : V_{GS} = 0 ... -V_{sup} (with steps of maximum 50 mV).
V_{DS} = 3 values not below -V_{sup}
V_{BS} = 0 V

- **Measurement VI:** C_{gg}-V_{GS} - characteristics (optional):

n / p-channel : V_{GS} = -V_{sup} ... V_{sup} (with steps of maximum 50 mV).
V_{DS} = 0 V
V_{BS} = 0 V

Parameter	Program Name	Parameter Value		Extracted for
		NMOS	PMOS	
V_{FB}	VFB	-1.1	-0.95	L
k_0	KO	0.25	0.25	A
$1/k_P$	KPINV	$6.0 \cdot 10^3/(t_{ox} \cdot \sqrt{N_P})$	$6.0 \cdot 10^3/(t_{ox} \cdot \sqrt{N_P})$	L
ϕ_B	PHIB	0.95	0.95	A
β	BET	$1.7 \cdot 10^{-12}/t_{ox} \cdot W/L$	$4.5 \cdot 10^{-13}/t_{ox} \cdot W/L$	A
θ_{sr}	THESR	$1.5 \cdot 10^{-9}/t_{ox}$	$2.3 \cdot 10^{-9}/t_{ox}$	L
θ_{ph}	THEPH	$1.3 \cdot 10^{-10}/t_{ox}$	$2.2 \cdot 10^{-10}/t_{ox}$	L
η_{mob}	ETAMOB	1.3	3.0	L
ν	NU	2.0	2.0	L
θ_R	THER	$1.3 \cdot 10^{-7}/L$	$8.0 \cdot 10^{-8}/L$	S
θ_{R1}	THER1	0	0	-
θ_{R2}	THER2	1	1	-
θ_{sat}	THESAT	$4.5 \cdot 10^{-7}/L$	$2.0 \cdot 10^{-7}/L$	A
θ_{Th}	THETH	$1.0 \cdot 10^{-6}$	$1.0 \cdot 10^{-6}$	A
σ_{dibl}	SDIBL	$5.0 \cdot 10^{-2} \cdot (L_{min}/L)^2$	$5.0 \cdot 10^{-2} \cdot (L_{min}/L)^2$	S
m_0	MO	$1.0 \cdot 10^{-3}$	$1.0 \cdot 10^{-3}$	A
σ_{sf}	SSF	$6.0 \cdot 10^{-2} \cdot L_{min}/L$	$6.0 \cdot 10^{-2} \cdot L_{min}/L$	A
α	ALP	$6.0 \cdot 10^{-2} \cdot L_{min}/L$	$6.0 \cdot 10^{-2} \cdot L_{min}/L$	A
V_P	VP	$5.0 \cdot 10^{-2}$	$1.0 \cdot 10^{-1}$	F

m	MEXP	use eq. (11.136)	use eq. (11.136)	-
ϕ_T	PHIT	use eq. (11.132)	use eq. (11.132)	-
a_1	A1	25	100	A
a_2	A2	25	37	A
a_3	A3	1	1	A
I_{GINV}	IGINV	$3.0 \cdot 10^{-5} \cdot W \cdot L / t_{ox}^2$	$4.0 \cdot 10^{-5} \cdot W \cdot L / t_{ox}^2$	A
B_{INV}	BINV	$2.9 \cdot 10^{10} \cdot t_{ox}$	$4.3 \cdot 10^{10} \cdot t_{ox}$	L
I_{GACC}	IGACC	$3.0 \cdot 10^{-5} \cdot W \cdot L / t_{ox}^2$	$2.0 \cdot 10^{-5} \cdot W \cdot L / t_{ox}^2$	A
B_{ACC}	BACC	B_{INV}	$2.9 \cdot 10^{10} \cdot t_{ox}$	L
V_{FBov}	VFBOV	0.1	0.1	L
k_{ov}	KOV	$9.3 \cdot 10^{8} \cdot t_{ox}$	$3.8 \cdot 10^{8} \cdot t_{ox}$	L
I_{GOV}	IGOV	$5.0 \cdot 10^{-13} \cdot W / t_{ox}^2$	$5.0 \cdot 10^{-12} \cdot W / t_{ox}^2$	A
C_{ox}	COX	$\varepsilon_{ox} / t_{ox} \cdot W \cdot L$	$\varepsilon_{ox} / t_{ox} \cdot W \cdot L$	-
C_{GDO}	CGDO	$3.0 \cdot 10^{-10} \cdot W$	$3.0 \cdot 10^{-10} \cdot W$	-
C_{GSO}	CGSO	$3.0 \cdot 10^{-10} \cdot W$	$3.0 \cdot 10^{-10} \cdot W$	-

Table 2: Starting miniset parameter values for parameter extraction of a typical MOS transistor with channel length L (m), channel width W (m), oxide thickness t_{ox} (m) and polysilicon impurity concentration N_P ($^{-3}$) at room temperature. If the polysilicon concentration N_P is not known, one can use $N_P = 1 \cdot 10^{26}\,\mathrm{m}^{-3}$ or $5 \cdot 10^{25}\,\mathrm{m}^{-3}$ for n^+- resp. p^+-polysilicon gates. Parameters C_{ox}, C_{GSO} and C_{GDO} are only important for the charge model, and do not affect the dc-model; they have to be extracted from $C-V$-characteristics. In order to determine the geometry-scaling of parameters, the last column indicates for which conditions the parameters have to be extracted: L=long-channel device (fixed for short-channel devices), S=short-channel devices, A=all devices and F=fixed parameter.

The values of transconductance g_m and output conductance g_{DS} are extracted from the $I-V$-characteristics by calculating in a numerical way the derivative of I_D to V_{GS} and V_{DS}, respectively. In the subthreshold measurements, use is made of threshold voltage V_T, which has to be determined for all the used bulk-source bias values V_{BS}. The determination of V_T is rather arbitrary, and it can be either determined using the linear extrapolation method or the constant current criterion.
For an accurate extraction of parameter values, the parameter set for a long-channel transistor has to be determined first. In the long-channel case the poly-depletion parameter $1/k_p$, the flat-band voltage V_{FB}, the carrier mobility (i.e. θ_{sr}, θ_{ph} and η_{mob}) and the gate tunnelling probability factors (B_{inv} and B_{acc}) can be determined, and they can subsequently be fixed for the short and narrow-channel devices, see Table 2.

In Table 3 the extraction procedure for long-channel transistors is given. Since the value of body-factor k_0 may change much over geometry and over technology, the first-order estimate in Table 2 is very crude and a more accurate, preliminary value is obtained using Step 1. In Step 2 (optional) more accurate values of the poly-depletion parameter $1/k_p$ and the flat-band voltage V_{FB} (which determines the onset of accumulation) are extracted. Next the subthreshold parameters ϕ_B, k_0 and m_0 are optimized in Step 3, neglecting short-channel effects such as drain-induced barrier-lowering (*DIBL*). After that the mobility parameters are optimized using Steps 4 and 5, neglecting the influence of series-resistance. In Step 6 a preliminary value of the velocity saturation parameter is obtained, and subsequently the conductance parameters σ_{sf}, α and θ_{Th} are determined in Step 7. A more accurate value of θ_{sat} can now be obtained using Step 8. The gate current parameters are determined in Steps 9 and 10. Finally the weak-avalanche parameters are optimized in Step 11. For short-channel devices the values of the poly-depletion parameter $1/k_p$, flat-band voltage V_{FB}, the carrier mobility parameters (θ_{sr}, θ_{ph} and η_{mob}) and the gate tunnelling probability factors (B_{inv} and B_{acc}) of the long-channel device are copied, and next the extraction procedure as given in Table 4 is executed. In contrast to the long-channel case, the extraction procedure for short-channel devices also optimizes the parameters for series-resistance[1] and DIBL.

1. Note that in Table parameters θ_{R1} and θ_{R2} are not included, which implies that the series-resistance is assumed to be voltage-independent. This holds true for modern CMOS technologies, where no use is made of LDD-structures.

Step	Optimesed Parameters	Measurement	Fitted On	Absolute/ Relative	Specific Conditions
1	ϕ_B , k_0 , β , θ_{sr}	I	I_D	Absolute	-
2	V_{FB} , k_0 , k_P , C_{ox}	VI	C_{gg}	Relative	-
3	ϕ_B , k_0 , m_0	II	I_D	Relative	-
4	β , θ_{sr} , θ_{ph} , (ν)	I	I_D/g_m	Relative	$V_{SB} = 0\text{V}$ $V_{GS} > V_T + 0.3\text{V}$
5	η_{mob}	I	I_D	Absolute	$I_D > W/L \cdot I_{tst}$
6	θ_{sat}	III	I_D	Absolute	-
7	σ_{sf} , α , θ_{Th}	III	g_{DS}	Relative	-
8	θ_{sat}	III	I_D	Absolute	-
9	I_{GINV} , B_{inv}	I	I_G	Absolute	-
10	I_{GOV} , (B_{acc}) , I_{GACC} , k_{ov}	IV	I_G	Absolute	$V_{GS} < 0\text{V}$
11	a_1 , a_2 , a_3	V	I_B	Absolute	-
12	V_{FB} , k_P , C_{ox}	VI	C_{gg}	Relative	-
13	Repeat steps 3,4,5,6,7,8,9,10 and 11				

Table 3: DC-parameter extraction procedure for an n-type long-channel MOS transistor, where Steps 2 and 12 are optional. For p-type transistors all voltages and currents have to be multiplied by -1. The optimization is either performed on the absolute or relative deviation between model and measurements. Parameter I_{tst} is 2.5 μA for NMOS and 0.8 μA for PMOS. The parameter is only determined for temperatures unequal to room temperature. For n-type MOS transistors $B_{acc} = B_{inv}$, and as a result B_{acc} does not have to be extracted. For p-type MOS transistors this is not the case, see Table 1.

Step	Optimesed Parameters	Measurement	Fitted On	Absolute/ Relative	Specific Conditions
1	ϕ_B , k_0 , β , θ_R	I	I_D	Absolute	-
2	ϕ_B , k_0 , m_0 , σ_{dibl}	II	I_D	Relative	-
3	β , θ_R	I	I_D/g_m	Relative	$V_{SB} = 0\text{V}$ $V_{GS} > V_T + 0.3\text{V}$
4	θ_{sat}	III	I_D	Absolute	-
5	σ_{sf} , α , θ_{Th} , σ_{dibl}	III	g_{DS}	Relative	-
6	θ_{sat}	III	I_D	Absolute	-
7	I_{GINV} , I_{GOV} , I_{GACC}	IV	I_G	Absolute	-
8	a_1 , a_2 , a_3	V	I_B	Absolute	-
9	Repeat steps 2, 3, 4, 5, 7 and 8				

Table 4: DC-Parameter extraction procedure for an n-type short-channel MOS transistor. For p-type transistors all voltages and currents have to be multiplied by -1. Parameters $1/k_P$, V_{FB}, θ_{sr}, θ_{ph}, η_{mob}, B_{inv}, B_{acc} and k_{ov} are taken from the long-channel case. The optimization is either performed on the absolute or relative deviation between model and measurements.

AC-parameters: The AC-parameters C_{ox}, C_{GSO}, C_{GDO}, k_{ov} and V_{FBov} cannot be (accurately) determined from DC-characteristics, and as a consequence they have to be determined from $C-V$ characteristics. Since normal MOS transistors are symmetrical devices, one can assume that the oxide capacitance of the source and drain extension are identical, which implies that $C_{GSO} = C_{GDO}$. The oxide capacitance of the intrisic MOSFET C_{ox} can be extracted from Measurement VI. For an accurate determination of the bias-dependent overlap capacitances $C_{GSO}(= C_{GDO})$, k_{ov} and V_{FBov}, the following $C-V$-measurements have to be done:

- **Measurement VII:** C_{dg}-V_{GS} - characteristics:

n-channel : V_{GS} = -V_{sup} ... 0 (with steps of maximum 50 mV).
V_{DS} = 0 V
V_{SB} = 0 V

p-channel : V_{GS} = 0 ... V_{sup} (with steps of maximum 50 mV).
V_{DS} = 0 V
V_{SB} = 0 V

- **Measurement VIII:** C_{gd}-V_{DS} - characteristics (optional):

n-channel : V_{GB} = 0 V
V_{DS} = 0 V
V_{SB} = 0 ... V_{sup} (with steps of maximum 50 mV).

p-channel : V_{GB} = 0 V
V_{DS} = 0 V
V_{SB} = -V_{sup} ... 0 (with steps of maximum 50 mV).

In Table 5 the extraction procedure for the AC-parameters is given.

Step	Optimesed Parameters	Measurement	Fitted On	Absolute/ Relative	Specific Conditions
1	k_{ov} , C_{GSO}	VII / VII	C_{gd}/C_{dg}	Relative	-
2	C_{ox}	VI	C_{gg}	Relative	-
3	Repeat steps 1 and 2				

Table 5: AC-parameter extraction procedure for a MOS transistor. Here it is assumed that $C_{GSO} = C_{GDO}$. In the first instance flat-band voltage V_{FBov} is not optimised, although it may be optimised during Step 1 in order to obtain more accurate results. The optimization is either performed on the absolute or relative deviation between model and measurements.

Scaling of Parameters

Using the scaling relations of section 11.5 on page 559 it is possible to calculate a parameter set for a process, given the parameter set of typical transistors of this process. To accomplish this, transistors of different lengths, widths and at different temperatures have to be measured. With the results of these measurements the sensitivities of the parameters on length, width and temperature can be found. For the determination of a geometry-scaled parameter set a three-step procedure is recommended:

- 1. determine minisets (ϕ_B , k_0 , β , ...) for all measured devices, as explained in section 11.8 on page 593
- 2. the width and length sensitivity coefficients are optimized by fitting the appropriate geometry scaling rules to these miniset parameters.
- 3. finally the width and length sensitivity coefficients are optimized by fitting the result of the scaling rules and current equations to the measured currents of all devices simultaneously.

An important part of the above-described parameter extraction is the determination of ΔL and ΔW, see eqs. (11.112) and (11.113), since it affects both the DC- and the AC-model. Traditionally ΔW can be determined from the extrapolated zero-crossing in the β versus mask width W characteristic. In a similar way ΔL can be determined from the $1/\beta$ versus mask length L characteristic. For modern MOS devices with pocket implants, however, it has been found that the above ΔL extraction method is no longer valid [47]. Another, more accurate method is to measure the gate-to-bulk capacitance C_{GB} in accumulation for different channel lengths [48]. In this case the extrapolated zero-crossing in the C_{GB} versus mask length L curve will give ΔL.

For the determination of a temperature-scaled parameter set a three-step procedure is recommended:

1. determine minisets at various temperature values (at least three) for the corner devices, i.e. the long/broad, the long/narrow, the short/broad and the short/narrow channel transistor.

2. the temperature sensitivity coefficients are optimized by fitting the appropriate temperature scaling rules to these miniset parameters.

3. finally the temperature sensitivity coefficients are optimized by fitting the result of the scaling rules and current equations to the measured currents of the corner devices simultaneously.

Parameter sets have been determined for several processes using this parameter extraction strategy and taking care of not exceeding the supply voltage. For all processes good results have been obtained.