

BSIM-CMG 111.0.0

Multi-Gate MOSFET Compact Model

Technical Manual

Authors:
Harshit Agarwal, Pragya Kushwaha, Avirup Dasgupta, Ming-Yen Kao

Project Director:
Prof. Ali Niknejad, Prof. Sayeef Salahuddin and Prof. Chenming Hu

Department of Electrical Engineering and Computer Sciences
University of California, Berkeley, CA 94720

Copyright © 2019 University of California

This work is licensed under the Creative Commons Attribution 4.0 International License.
To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/> or send a
letter to Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.

Past Developers :

Yen-Kai Lin, UC Berkeley
Huan-Lin Chang, UC Berkeley
Juan Pablo Duarte, UC Berkeley
Sourabh Khandelwal, UC Berkeley
Aditya Medury, UC Berkeley
Srivatsava Jandhyala, UC Berkeley
Navid Paydavosi, UC Berkeley
Sriramkumar V., UC Berkeley
Chung-Hsun Lin, UC Berkeley
Mohan Dunga, UC Berkeley
Darsen Lu, UC Berkeley
Shijing Yao, UC Berkeley
Tanvir Morshed, UC Berkeley

Contents

1	Introduction	7
2	Model Description	7
3	Model Equations	8
3.1	Bias Independent Calculations	8
3.1.1	Physical Constants	8
3.1.2	Effective Channel Width, Channel Length and Fin Number	9
3.1.3	Geometry-dependent source/drain resistance	12
3.1.4	Quantum Mechanical Effects	12
3.1.5	Binning Calculations	14
3.1.6	NFIN scaling equations	15
3.1.7	Length scaling equations	15
3.1.8	Temperature Effects	16
3.1.9	Body Doping and Gate Workfunction	22
3.1.10	Short Channel Effects	23
3.2	Terminal Voltages	25
3.3	Short Channel Effects	26
3.3.1	Weighting Function for forward and reverse modes	26
3.3.2	Asymmetric parameters	27
3.3.3	V _{th} Roll-off, DIBL, and Subthreshold Slope Degradation	27
3.4	Surface Potential Calculation	28
3.4.1	Quantum Mechanical V _t correction	29
3.4.2	Voltage Limiting for Accumulation	29
3.4.3	Source Side Potential and Charge Calculation	30
3.5	Drain Saturation Voltage	32
3.5.1	Drain Saturation Voltage (V_{dsat}) Calculations	32
3.5.2	Drain Side Potential and Charge Calculations	33
3.6	Average Potential, Charge and Related Variables	34
3.7	Quantum Mechanical Effects	34
3.7.1	Charge Centroid Calculation for Inversion	34
3.7.2	Effective Width Model	35

3.7.3	Effective Oxide Thickness / Effective Capacitance	35
3.7.4	Charge Centroid Calculation for Accumulation	36
3.8	Mobility degradation and series resistance	36
3.8.1	Mobility degradation	36
3.8.2	Series resistance	37
3.9	Lateral Non-uniform Doping Model	37
3.10	Body Effect Model	37
3.11	Output Conductance	40
3.11.1	Channel Length Modulation	40
3.11.2	Output Conductance due to DIBL	40
3.12	Velocity Saturation	40
3.12.1	Current Degradation Due to Velocity Saturation	40
3.12.2	Non-Saturation Effect	41
3.13	Drain Current Model	41
3.14	Intrinsic Capacitance Model	41
3.14.1	Mobility	41
3.14.2	Velocity Saturation	42
3.14.3	Channel Length Modulation	42
3.14.4	Accumulation Charge	42
3.14.5	Surface Potential Evaluation	43
3.14.6	Terminal Charges	43
3.15	Parasitic resistances and capacitance models	44
3.15.1	Parasitic Resistance Model	45
3.15.2	Diffusion resistance	46
3.15.3	Gate electrode resistance model	51
3.15.4	Bias-dependent overlap capacitance model	52
3.15.5	Substrate parasitics	52
3.15.6	Fringe capacitances and capacitance model selectors	53
3.16	Impact Ionization and GIDL/GISL Model	57
3.16.1	Impact Ionization Current	57
3.16.2	Gate-Induced-Drain/Source-Leakage Current	58
3.17	Gate Tunneling Current	58
3.17.1	Gate to body current	58

3.17.2	Gate to channel current	60
3.17.3	Gate to source/drain current	61
3.18	Non Quasi-static Models	61
3.18.1	Gate Resistance Model ($NQSMOD = 1$)	61
3.18.2	Charge Deficit Model ($NQSMOD = 2$)	62
3.19	Generation-recombination Component	62
3.20	Junction Current and capacitances	63
3.20.1	Source side junction current	63
3.20.2	Drain side junction current	65
3.20.3	Source side junction capacitance	66
3.20.4	Two-Step Source side junction capacitance	67
3.20.5	Drain side junction capacitance	68
3.20.6	Two-Step Drain side junction capacitance	68
3.21	Self-heating model	70
3.21.1	Thermal resistance and capacitance calculations	70
3.22	Noise Models	70
3.22.1	Flicker noise model	71
3.22.2	Thermal noise model ($TNOIMOD = 0$)	72
3.22.3	Thermal Noise Model ($TNOIMOD = 1$)	72
3.22.4	Gate current shot noise	73
3.22.5	Resistor noise	73
3.23	Threshold Voltage	73
3.24	Equivalent Circuit	74
3.24.1	FinFETs on Bulk Substrate ($BULKMOD = 1$)	75
3.24.2	FinFETs on SOI Substrate ($BULKMOD = 0$)	79
3.24.3	Noise Equivalent Circuit	79
4	Parameter Extraction Procedure	80
4.1	Global Parameter Extraction	80
4.1.1	Basic Device Parameter List	80
4.2	Parameter Initialization	82
4.3	Linear region	85
4.4	Saturation region	90
4.5	Other Parameters representing important physical effects	91

4.6 Smoothing between Linear and Saturation regions	92
4.7 Other Effects	92
5 Local parameter extraction for $CV - IV$	94
6 Complete Parameter List	97
6.1 Both Model and Instance Parameters	97
6.2 Pure Instance Parameters	98
6.3 Model Controllers and Process Parameters	98
6.4 Basic Model Parameters	102
6.5 Parameters for geometry-dependent parasitics	114
6.6 Parameters for Temperature Dependence and Self-heating	116
6.7 Parameters for Variability Modeling	119
7 Model Parameter Output	120
7.1 Built-in Model Operating Point Outputs	120
7.1.1 Output variables when Verilog-A is compiled with <code>_INFO_</code> enabled	120
7.1.2 Output variables when Verilog-A is compiled with <code>_INFO_</code> and <code>_DEBUG_</code> enabled	122
7.1.3 Output variables when Verilog-A is compiled with <code>_INFO_</code> and <code>_DEBUG_</code> and <code>_SHMOD_</code> enabled	123
8 History of BSIM-CMG Models	124

1 Introduction

The continuous evolution and enhancement of planar bulk CMOS technology has fueled the growth of the microelectronics industry for the past several decades. When we reach the end of the technology roadmap for the classical CMOS, multiple gate MOSFETs (MuGFETs) will likely take up the baton. We have developed a multiple gate MOSFET compact model for technology/circuits development in the short term and for product design in the longer term [1].

Several different MuGFET structures and two different modes of operation are being pursued in the industry today. In the case of horizontal double gate (DG), the two gates will likely be asymmetric—having different work functions and underlying dielectric thicknesses, complicating the compact model. Also, the two gates are likely to be biased at two different voltages, known as independent gates. In the other double, triple, or all-around gate cases, the gates are biased at the same voltage, known as the common gate. Some designs will use lightly doped body to maximize mobility, others will use very high doping concentrations in thin body to obtain sufficient V_t adjustment.

BSIM-CMG has been developed to model the electrical characteristics of common multi-gate (CMG) structures. The details of the model will be described in this document. It will serve the needs of all circuit designer/ technology developers by providing versatility without compromising ease of use and computational efficiency. A separate model BSIM-IMG addresses independent gate devices [2].

2 Model Description

BSIM-CMG is implemented in Verilog-A. Physical surface-potential-based formulations are derived for both intrinsic and extrinsic models with finite body doping. The surface potentials at the source and drain ends are solved analytically with quantum mechanical effects. The effect of finite body doping is captured through a perturbation approach. The analytic surface potential solution agrees with 2-D device simulation results well.

All the important MG transistor behaviors are captured by this model. Volume inversion is included in the solution of Poisson's equation, hence the subsequent I-V formulation automatically captures the volume inversion effect. Analysis of the electrostatic potential in the body of MG MOSFETs provided the model equation for the short channel effects (SCE). The extra electrostatic control from the end-gates (top/bottom gates) (triple or quadruple-gate) is also captured in the short channel model.

BSIM-CMG provides the flexibility to model devices with novel materials. This includes parameters for non-silicon channel devices and High-K/ Metal-gate stack.

Other important effects, such as, mobility degradation, velocity saturation, velocity overshoot, series resistance, channel length modulation, quantum mechanical effects, gate tunneling current, gate-induced-drain-leakage, temperature effects, channel thermal noise, flicker noise, noise associated with device parasitics, and parasitic capacitance, are also incorporated in the model.

BSIM-CMG has been verified with industrial experimental data. The model is continuous and symmetric at $V_{ds} = 0$. This physics-based model is scalable and predictive over a wide range of device parameters.

3 Model Equations

3.1 Bias Independent Calculations

3.1.1 Physical Constants

Physical quantities in BSIM-CMG are in MKS units unless specified otherwise.

$$q = 1.60219 \times 10^{-19} \quad (3.1)$$

$$\epsilon_0 = 8.8542 \times 10^{-12} \quad (3.2)$$

$$\hbar = 1.05457 \times 10^{-34} \quad (3.3)$$

$$m_e = 9.11 \times 10^{-31} \quad (3.4)$$

$$k = 1.3787 \times 10^{-23} \quad (3.5)$$

$$\epsilon_{sub} = EPSRSUB \cdot \epsilon_0 \quad (3.6)$$

EPSRSUB is the relative dielectric constant of the channel material.

$$\epsilon_{ox} = EPSROX \cdot \epsilon_0 \quad (3.7)$$

EPSROX is the relative dielectric constant of the gate insulator.

$$C_{ox} = \frac{3.9 \cdot \epsilon_0}{EOT} \quad (3.8)$$

EOT is the SiO₂ equivalent gate dielectric thickness including inversion layer thickness.

$$C_{si} = \frac{\epsilon_{sub}}{TFIN} \quad (3.9)$$

$$\epsilon_{ratio} = \frac{EPSRSUB}{3.9} \quad (3.10)$$

3.1.2 Effective Channel Width, Channel Length and Fin Number

Effective Channel Length:

$$\Delta L = LINT + \frac{LL}{(L + XL)^{LLN}} \quad (3.11)$$

$$L_{eff} = L + XL - 2\Delta L \quad (3.12)$$

Here, ΔL is the overlap/underlap between the gate and the source/drain diffusions;

$LINT$ is ΔL for large devices; L is the designed (drawn) length; XL is the length variation due to process effects; LL and LLN are fitting parameters.

$$\Delta L_{CV} = DLC + \frac{LLC}{(L + XL)^{LLN}} \quad (3.13)$$

$$L_{eff,CV} = L + XL - 2\Delta L_{CV} \quad (3.14)$$

Here, ΔL_{CV} is the overlap/underlap between the gate and the source/drain diffusions for C-V calculations; DLC is ΔL_{CV} for large devices; LLC is a fitting parameter.

If $BULKMOD = 1$ then

$$L_{eff,CV,acc} = L_{eff,CV} - DLCACC \quad (3.15)$$

$$NFIN_{total} = NFIN \times NF \quad (3.16)$$

If BULKMOD not equal to zero

$$COX_{ACC} = COX \cdot \frac{EOT}{EOTACC} \quad (3.17)$$

Effective Channel Width:

$$\text{for IV: } W_{eff0} = W_{eff_UFCM} - DELTAW \quad (3.18)$$

$$\text{for CV: } W_{effCV0} = W_{eff_UFCM} - DELTAWCV \quad (3.19)$$

where W_{eff_UFCM} is given as follows:

$GEOMOD = 0$ - Double Gate

If the values of $TFIN_TOP$ (Top FIN thickness of Trapezoidal FINFET) or $TFIN_BASE$

(Base FIN thickness of Trapezoidal FINFET) are provided as model parameters and not passed as instance parameters

$$WEFF_UFCM = 2 \cdot HFIN \quad (3.20)$$

$$ACH = HFIN \cdot TFIN \quad (3.21)$$

Else If the values of *TFIN_TOP* and *TFIN_BASE* are over-ridden with instance parameters passed from the Netlist

$$WEFF_UFCM = 2 \cdot \sqrt{(HFIN^2 + \frac{1}{4} \cdot (TFIN_TOP - TFIN_BASE)^2)} \quad (3.22)$$

$$ACH = HFIN \cdot \left(\frac{TFIN_TOP + TFIN_BASE}{2} \right) \quad (3.23)$$

In both cases,

$$CINS = WEFF_UFCM \cdot EPSROX \cdot \frac{\epsilon_0}{EOT} \quad (3.24)$$

$$rc = \frac{2 \cdot CINS}{WEFF_UFCM \cdot WEFF_UFCM \cdot \frac{\epsilon_{SUB}}{ACH}} \quad (3.25)$$

$$qdep = -1 \cdot q \cdot NBODY_i \cdot \frac{ACH}{CINS} \quad (3.26)$$

GEOMOD = 1 - Triple Gate

If the values of *TFIN_TOP* (Top FIN thickness of Trapezoidal FINFET) or *TFIN_BASE* (Base FIN thickness of Trapezoidal FINFET) are provided as model parameters and not passed as instance parameters

$$WEFF_UFCM = 2 \cdot HFIN + TFIN \quad (3.27)$$

$$ACH = HFIN \cdot TFIN \quad (3.28)$$

Else If the values of *TFIN_TOP* and *TFIN_BASE* are over-ridden with instance parameters passed from the

Netlist

$$WEFF_UFCM = 2 \cdot \sqrt{(HFIN^2 + \frac{1}{4} \cdot (TFIN_TOP - TFIN_BASE)^2) + TFIN_TOP} \quad (3.29)$$

$$ACH = HFIN \cdot \left(\frac{TFIN_TOP + TFIN_BASE}{2} \right) \quad (3.30)$$

In both cases,

$$CINS = WEFF_UFCM \cdot EPSROX \cdot \frac{\epsilon_0}{EOT} \quad (3.31)$$

$$rc = \frac{2 \cdot CINS}{WEFF_UFCM \cdot WEFF_UFCM \cdot \frac{\epsilon_{SUB}}{ACH}} \quad (3.32)$$

$$qdep = -1 \cdot q \cdot NBODY_i \cdot \frac{ACH}{CINS} \quad (3.33)$$

GEOMOD = 2 - Quadruple Gate

If the values of *TFIN_TOP* (Top FIN thickness of Trapezoidal FINFET) or *TFIN_BASE* (Base FIN thickness of Trapezoidal FINFET) are provided as model parameters and not passed as instance parameters

$$WEFF_UFCM = 2 \cdot HFIN + 2 \cdot TFIN \quad (3.34)$$

$$ACH = HFIN \cdot TFIN \quad (3.35)$$

Else If the values of *TFIN_TOP* and *TFIN_BASE* are over-ridden with instance parameters passed from the Netlist

$$WEFF_UFCM = 2 \cdot \sqrt{(HFIN^2 + \frac{1}{4} \cdot (TFIN_TOP - TFIN_BASE)^2) + (TFIN_TOP + TFIN_BASE)} \quad (3.36)$$

$$ACH = HFIN \cdot \left(\frac{TFIN_TOP + TFIN_BASE}{2} \right) \quad (3.37)$$

In both cases,

$$CINS = WEFF_UFCM \cdot EPSROX \cdot \frac{\epsilon_0}{EOT} \quad (3.38)$$

$$rc = \frac{2 \cdot CINS}{WEFF_UFCM \cdot WEFF_UFCM \cdot \frac{\epsilon_{SUB}}{ACH}} \quad (3.39)$$

$$qdep = -1 \cdot q \cdot NBODY_i \cdot \frac{ACH}{CINS} \quad (3.40)$$

GEOMOD = 3 - Cylindrical Gate

If the values of *TFIN_TOP* (Top FIN thickness of Trapezoidal FINFET) or *TFIN_BASE* (Base FIN thickness of Trapezoidal FINFET) are provided as model parameters and not passed as instance parameters

$$WEFF_UFCM = \pi \cdot D \quad (3.41)$$

$$CINS = 2 \cdot \pi \cdot EPSROX \cdot \frac{\epsilon_0}{\log_e 1 + 2 \cdot \frac{EOT}{D}} \quad (3.42)$$

$$ACH = \pi \cdot D \cdot \frac{D}{4} \quad (3.43)$$

$$rc = \frac{2 \cdot CINS}{WEFF_UFCM \cdot WEFF_UFCM \cdot \frac{\epsilon_{SUB}}{ACH}} \quad (3.44)$$

$$qdep = -1 \cdot q \cdot NBODY_i \cdot \frac{ACH}{CINS} \quad (3.45)$$

GEOMOD = 4 - Unified Model

$$rc = \frac{2 \cdot CINS}{WEFF_UFCM \cdot WEFF_UFCM \cdot \frac{\epsilon_{SUB}}{ACH}} \quad (3.46)$$

$$qdep = -1 \cdot q \cdot NBODY_i \cdot \frac{ACH}{CINS} \quad (3.47)$$

$$C_{ox} = \frac{CINS}{WEFF_UFCM} \quad (3.48)$$

3.1.3 Geometry-dependent source/drain resistance

Please refer to section 3.15.

3.1.4 Quantum Mechanical Effects

The following bias-independent calculations are for the threshold voltage shift and bias dependence of inversion charge centroid due to quantum mechanical confinement. See section on “Surface Potential Calculation”

and “Quantum Mechanical Effects” for more details.

$$m_x = 0.916 \cdot m_e \quad (3.49)$$

$$m'_x = 0.190 \cdot m_e \quad (3.50)$$

$$m_d = 0.190 \cdot m_e \quad (3.51)$$

$$m'_d = 0.417 \cdot m_e \quad (3.52)$$

$$g' = 4.0 \quad (3.53)$$

$$g = 2.0 \quad (3.54)$$

$MTcen$ and T_{cen0} are defined as follows in the UFCM formulation. Note that this formulation reduces to those used in BSIMCMG108.0.0 if ACH and WEFF_UFCM are replaced by their definitions:

$$MTcen = 1.0 + AQMTCEN \cdot \exp\left(-\frac{\left(\frac{2 \cdot ACH}{WEFF_UFCM}\right)}{BQMTCEN}\right) \quad (3.55)$$

$$T_{cen0} = \left(\frac{2 \cdot ACH}{WEFF_UFCM}\right) \cdot MTcen \quad (3.56)$$

If $GEOMOD = 0$ then

$$MTcen = 1 + AQMTCEN \cdot \exp\left(-\frac{TFIN}{BQMTCEN}\right) \quad (3.57)$$

$$T_{cen0} = TFIN \cdot MTcen \quad (3.58)$$

If $GEOMOD = 1$ then

$$MTcen = 1 + AQMTCEN \cdot \exp\left(-\frac{\min(HFIN, TFIN)}{BQMTCEN}\right) \quad (3.59)$$

$$T_{cen0} = \min(TFIN, HFIN) \cdot MTcen \quad (3.60)$$

If $GEOMOD = 2$ then

$$MTcen = 1 + AQMTCEN \cdot \exp\left(-\frac{\min(HFIN, TFIN)}{BQMTCEN}\right) \quad (3.61)$$

$$T_{cen0} = \min(TFIN, HFIN) \cdot MTcen \quad (3.62)$$

If $GEOMOD = 3$ then

$$MTcen = 1 + AQMTCEN \cdot \exp\left(-\frac{R}{BQMTCEN}\right) \quad (3.63)$$

$$T_{cen0} = R \cdot MTcen \quad (3.64)$$

3.1.5 Binning Calculations

The optional binning methodology [3] is adopted in BSIM-CMG.

For a given L, NFIN, each model parameter $PARAM_i$ is calculated as a function of PARAM, a length dependent term LPARAM, a number of fin per finger(NFIN) dependent term NPARAM, and a product $L \times NFIN$ term, PPARAM:

$$\Delta L1 = LINT + \frac{LL}{(L + DLBIN)^{LLN}} \quad (3.65)$$

$$L_{eff1} = L + DLBIN - 2\Delta L1 \quad (3.66)$$

$$PARAM_i = PARAM + \frac{1.0e - 6}{L_{eff1} + DLBIN} \cdot LPARAM + \frac{1.0}{NFIN} \cdot NPARAM + \frac{1.0e - 6}{NFIN \cdot (L_{eff1} + DLBIN)} \cdot PPARAM \quad (3.67)$$

For the list of binal parameters, please refer to the complete parameter list in the end of this technical note.

3.1.6 NFIN scaling equations

$$PHIG[L, N] = PHIG_i \times \left[1.0 + \frac{PHIGN1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{PHIGN2} \right) \right] \times [1.0 + (NFIN - NFINNOM) \cdot PHIGLT \cdot L_{eff}] \quad (3.68)$$

$$ETA0[L, N] = ETA0_i \times \left[1.0 + \frac{ETA0N1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{ETA0N2} \right) \right] \times [1.0 + (NFIN - NFINNOM) \cdot ETA0LT \cdot L_{eff}] \quad (3.69)$$

$$CDSC[N] = CDSC_i \times \left[1.0 + \frac{CDSCN1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{CDSCN2} \right) \right] \quad (3.70)$$

$$CDSCD[N] = CDSCD_i \times \left[1.0 + \frac{CDSCDN1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{CDSCDN2} \right) \right] \quad (3.71)$$

$$CDSCDR[N] = CDSCDR_i \times \left[1.0 + \frac{CDSCDRN1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{CDSCDRN2} \right) \right] \quad (3.72)$$

$$NBODY[N] = NBODY_i \times \left[1.0 + \frac{NBODYN1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{NBODYN2} \right) \right] \quad (3.73)$$

$$VSAT[N] = VSAT_i \times \left[1.0 + \frac{VSATN1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{VSATN2} \right) \right] \quad (3.74)$$

$$VSAT1[N] = VSAT1_i \times \left[1.0 + \frac{VSAT1N1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{VSAT1N2} \right) \right] \quad (3.75)$$

$$VSAT1R[N] = VSAT1R_i \times \left[1.0 + \frac{VSAT1RN1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{VSAT1RN2} \right) \right] \quad (3.76)$$

$$U0[L, N] = U0_i \times \left[1.0 + \frac{U0N1}{NFIN} \times \ln \left(1.0 + \frac{NFIN}{U0N2} \right) \right] \times [1.0 + (NFIN - NFINNOM) \cdot U0LT \cdot L_{eff}] \quad (3.77)$$

3.1.7 Length scaling equations

$$PHIG[L, N] = PHIG[N] + PHIGL \cdot L_{eff} \quad (3.78)$$

$$U0[L, N] = \begin{cases} U0[N] \cdot [1 - UP_i \cdot L_{eff}^{-LPA}] & LPA > 0 \\ U0[N] \cdot [1 - UP_i] & \text{Otherwise} \end{cases} \quad (3.79)$$

$$\begin{cases} MEXP[L] = MEXP_i + AMEXP \cdot L_{eff}^{-BMEXP} & \text{if ASYMMOD} = 0 \\ MEXPR[L] = MEXPR_i + AMEXPR \cdot L_{eff}^{-BMEXPR} & \text{if ASYMMOD} = 1 \end{cases} \quad (3.80)$$

$$PCLM[L] = PCLM_i + APCLM \cdot \exp \left(-\frac{L_{eff}}{BPCLM} \right) \quad (3.81)$$

$$UA[L] = UA_i + AUA \cdot \exp\left(-\frac{L_{eff}}{BUA}\right) \quad (3.82)$$

$$UD[L] = UD_i + AUD \cdot \exp\left(-\frac{L_{eff}}{BUD}\right) \quad (3.83)$$

If $RDSMOD = 0$ or 2 then

$$RDSW[L] = RDSW_i + ARDSW \cdot \exp\left(-\frac{L_{eff}}{BRDSW}\right) \quad (3.84)$$

If $RDSMOD = 1$ then

$$RSW[L] = RSW_i + ARSW \cdot \exp\left(-\frac{L_{eff}}{BRSW}\right) \quad (3.85)$$

$$RDW[L] = RDW_i + ARDW \cdot \exp\left(-\frac{L_{eff}}{BRDW}\right) \quad (3.86)$$

$$PTWG[L] = PTWG_i + APTWG \cdot \exp\left(-\frac{L_{eff}}{BPTWG}\right) \quad (3.87)$$

$$PTWGR[L] = PTWGR_i + APTWG \cdot \exp\left(-\frac{L_{eff}}{BPTWG}\right) \quad (3.88)$$

$$VSAT[L, N] = VSAT[N] + AVSAT \cdot \exp\left(-\frac{L_{eff}}{BVSAT}\right) \quad (3.89)$$

$$VSAT1[L, N] = VSAT1[N] + AVSAT1 \cdot \exp\left(-\frac{L_{eff}}{BVSAT1}\right) \quad (3.90)$$

$$VSAT1R[L, N] = VSAT1R[N] + AVSAT1 \cdot \exp\left(-\frac{L_{eff}}{BVSAT1}\right) \quad (3.91)$$

$$VSATCV[L] = VSAT_i + AVSATCV \cdot \exp\left(-\frac{L_{eff}}{BVSATCV}\right) \quad (3.92)$$

$$PSAT[L] = PSAT_i + APSAT \cdot \exp\left(-\frac{L_{eff}}{BPSAT}\right) \quad (3.93)$$

3.1.8 Temperature Effects

$$T = \$temperature + DTEMP \quad (3.94)$$

The functional form of temperature dependence of parameters fall in two categories:

Type A

$$PARAM[T] = PARAM[L](1 \pm PARAM_T(T - TNOM)) \quad (3.95)$$

Type B

$$PARAM[T] = PARAM[L] \pm PARAM_T(T - TNOM) \quad (3.96)$$

where $PARAM_T$ is a model temperature coefficient. BSIM-CMG allows users the option to change the functional form of temperature dependence of a group of selected parameters via temperature selector switch TEMPMOD. TEMPMOD=0 is the default temperature dependence of the parameter expressed in the following equations. Selecting TEMPMOD=1 changes the Type A functional forms to Type B for following parameters: UC, ETA0, ETA0R, ETAMOB, VSAT, VSAT1, VSATR, VSATCV, RSDR, RDDR, PTWG, PTWGR, K0, K1S1, K0S1, K1, K1SAT, A1, A2, AIGBINV, AIGBACC, AIGC, AIGS, AIGD, BGIDL, BGISL, ALPHA0, ALPHA1, ALPHAI0, ALPHAI1, CJS, CJD, CJSWS, CJSWD, CJSWGS, CJSWGD, , PBS, PBD, PBSWS, PBSWD, PBSWGS, PBSWGD.

$$E_{g,TNOM} = BG0SUB - \frac{TBGASUB \cdot TNOM^2}{TNOM + TBGBSUB} \quad (3.97)$$

$$E_g = BG0SUB - \frac{TBGASUB \cdot T^2}{T + TBGBSUB} \quad (3.98)$$

$$n_i = NI0SUB \cdot \left(\frac{T}{300.15} \right)^{\frac{3}{2}} \cdot \exp \left(\frac{BG0SUB \cdot q}{2k \cdot 300.15} - \frac{E_g \cdot q}{2k \cdot T} \right) \quad (3.99)$$

$$N_c = NC0SUB \cdot \left(\frac{T}{300.15} \right)^{\frac{3}{2}} \quad (3.100)$$

$$\Theta_{SS} = 1 + TSS_i \cdot (T - TNOM) \quad (3.101)$$

$$V_{bi} = \frac{kT}{q} \cdot \ln \left(\frac{NSD \cdot NBODY_i[N]}{n_i^2} \right) \quad (3.102)$$

$$\Phi_B = \frac{kT}{q} \cdot \ln \left(\frac{NBODY_i[N]}{n_i} \right) \quad (3.103)$$

$$\Delta V_{th,temp} = \left(KT1 + \frac{KT1L}{L_{eff}} \right) \cdot \left(\frac{T}{TNOM} - 1 \right) \quad (3.104)$$

$$ETA0(T) = ETA0 \cdot (1 - TETA0 \cdot (T - TNOM)) \quad (3.105)$$

$$ETA0R(T) = ETA0R \cdot (1 - TETA0R \cdot (T - TNOM)) \quad (3.106)$$

$$\mu_0(T) = U0[L, N] \cdot \left(\frac{T}{TNOM} \right)^{UTE_i} + UTL_i \cdot (T - TNOM) \quad (3.107)$$

$$ETAMOB(T) = ETAMOB_i \cdot [1 + EMOBT_i \cdot (T - TNOM)] \quad (3.108)$$

$$UA(T) = UA[L] + UA1_i \cdot (T - TNOM) \quad (3.109)$$

$$UC(T) = UC_i \cdot [1 + UC1_i \cdot (T - TNOM)] \quad (3.110)$$

$$UD(T) = UD[L] \cdot \left(\frac{T}{TNOM} \right)^{UD1_i} \quad (3.111)$$

$$UCS(T) = UCS_i \cdot \left(\frac{T}{TNOM} \right)^{UCSTE_i} \quad (3.112)$$

$$VSAT(T) = VSAT[L, N] \cdot (1 - AT \cdot (T - TNOM)) \quad (3.113)$$

$$VSAT1(T) = VSAT1[L, N] \cdot (1 - AT \cdot (T - TNOM)) \quad (3.114)$$

$$VSAT1R(T) = VSAT1R[L, N] \cdot (1 - AT \cdot (T - TNOM)) \quad (3.115)$$

$$VSATCV(T) = VSATCV[L] \cdot (1 - ATCV \cdot (T - TNOM)) \quad (3.116)$$

$$PTWG(T) = PTWG[L] \cdot (1 - PTWGT \cdot (T - TNOM)) \quad (3.117)$$

$$PTWGR(T) = PTWGR[L] \cdot (1 - PTWGT \cdot (T - TNOM)) \quad (3.118)$$

$$\begin{cases} MEXP(T) = MEXP[L] \cdot (1 + TMEXP \cdot (T - TNOM)) & \text{if ASYMMOD} = 0 \\ MEXPR(T) = MEXPR[L] \cdot (1 + TMEXPR \cdot (T - TNOM)) & \text{if ASYMMOD} = 1 \end{cases} \quad (3.119)$$

$$BETA0(T) = BETA0_i \cdot \left(\frac{T}{TNOM} \right)^{IT} \quad (3.120)$$

$$SII0(T) = SII0_i \left(1 + TII \left(\frac{T}{TNOM} - 1 \right) \right) \quad (3.121)$$

$$K0(T) = K0_i + K01_i \cdot (T - TNOM) \quad (3.122)$$

$$K1(T) = K1_i + K11_i \cdot (T - TNOM) \quad (3.123)$$

$$K0SI(T) = K0SI_i + K0SI1_i \cdot (T - TNOM) \quad (3.124)$$

$$K1SI(T) = K1SI_i + K1SI1_i \cdot (T - TNOM) \quad (3.125)$$

$$K1SAT(T) = K1SAT_i + K1SAT1_i \cdot (T - TNOM) \quad (3.126)$$

$$A1(T) = A1_i + A11_i \cdot (T - TNOM) \quad (3.127)$$

$$A2(T) = A2_i + A21_i \cdot (T - TNOM) \quad (3.128)$$

$$AIGBINV(T) = AIGBINV_i + AIGBINV1_i \cdot (T - TNOM) \quad (3.129)$$

$$AIGBACC(T) = AIGBACC_i + AIGBACC1_i \cdot (T - TNOM) \quad (3.130)$$

$$AIGC(T) = AIGC_i + AIGC1_i \cdot (T - TNOM) \quad (3.131)$$

$$AIGS(T) = AIGS_i + AIGS1_i \cdot (T - TNOM) \quad (3.132)$$

$$AIGD(T) = AIGD_i + AIGD1_i \cdot (T - TNOM) \quad (3.133)$$

$$BGIDL(T) = BGIDL_i \cdot (1 + TGIDL \cdot (T - TNOM)) \quad (3.134)$$

$$BGISL(T) = BGISL_i \cdot (1 + TGIDL \cdot (T - TNOM)) \quad (3.135)$$

$$ALPHA0(T) = ALPHA0_i + ALPHA01_i \cdot (T - TNOM) \quad (3.136)$$

$$ALPHA1(T) = ALPHA1_i + ALPHA11_i \cdot (T - TNOM) \quad (3.137)$$

$$ALPHAI0(T) = ALPHAI0_i + ALPHAI01_i \cdot (T - TNOM) \quad (3.138)$$

$$ALPHAI1(T) = ALPHAI1_i + ALPHAI11_i \cdot (T - TNOM) \quad (3.139)$$

$$RDSWMIN(T) = RDSWMIN \cdot (1 + PRT \cdot (T - TNOM)) \quad (3.140)$$

$$RDSW(T) = RDSW[L] \cdot (1 + PRT \cdot (T - TNOM)) \quad (3.141)$$

$$RSWMIN(T) = RSWMIN \cdot (1 + PRT \cdot (T - TNOM)) \quad (3.142)$$

$$RDWMIN(T) = RDWMIN \cdot (1 + PRT \cdot (T - TNOM)) \quad (3.143)$$

$$RSW(T) = RSW[L] \cdot (1 + PRT \cdot (T - TNOM)) \quad (3.144)$$

$$RDW(T) = RDW[L] \cdot (1 + PRT \cdot (T - TNOM)) \quad (3.145)$$

$$RSDR(T) = RSDR \cdot (1 + TRSDR \cdot (T - TNOM)) \quad (3.146)$$

$$RSDRR(T) = RSDRR \cdot (1 + TRSDR \cdot (T - TNOM)) \quad (3.147)$$

$$RDDR(T) = RDDR \cdot (1 + TRDDR \cdot (T - TNOM)) \quad (3.148)$$

$$RDDRR(T) = RDDRR \cdot (1 + TRDDR \cdot (T - TNOM)) \quad (3.149)$$

$$R_{s,geo}(T) = R_{s,geo} \cdot (1 + PRT \cdot (T - TNOM)) \quad (3.150)$$

$$R_{d,geo}(T) = R_{d,geo} \cdot (1 + PRT \cdot (T - TNOM)) \quad (3.151)$$

$$Igtemp = \left(\frac{T}{TNOM} \right)^{IGT_i} \quad (3.152)$$

$$T_{3s} = \exp \left(\frac{\frac{qE_{g,TNOM}}{k \cdot TNOM} - \frac{qE_g}{kT} + XTIS \cdot \ln \left(\frac{T}{TNOM} \right)}{NJS} \right) \quad (3.153)$$

$$J_{ss}(T) = JSS \cdot T_{3s} \quad (3.154)$$

$$J_{ssws}(T) = JSWS \cdot T_{3s} \quad (3.155)$$

$$J_{sswgs}(T) = JSWGS \cdot T_{3s} \quad (3.156)$$

$$T_{3d} = \exp \left(\frac{\frac{qE_{g,TNOM}}{k \cdot TNOM} - \frac{qE_g}{kT} + XTID \cdot \ln \left(\frac{T}{TNOM} \right)}{NJD} \right) \quad (3.157)$$

$$J_{sd}(T) = JSD \cdot T_{3d} \quad (3.158)$$

$$J_{sswd}(T) = JSWD \cdot T_{3d} \quad (3.159)$$

$$J_{sswgd}(T) = JSWGD \cdot T_{3d} \quad (3.160)$$

$$J_{tss}(T) = JTSS \cdot \exp \left(\frac{E_{g,TNOM} \cdot XTSS \cdot \left(\frac{T}{TNOM} - 1 \right)}{kT/q} \right) \quad (3.161)$$

$$J_{tsd}(T) = JTS \cdot \exp \left(\frac{E_{g,TNOM} \cdot XTS \cdot \left(\frac{T}{TNOM} - 1 \right)}{kT/q} \right) \quad (3.162)$$

$$J_{tssws}(T) = JTSSWS \cdot \exp \left(\frac{E_{g,TNOM} \cdot XTSWS \cdot \left(\frac{T}{TNOM} - 1 \right)}{kT/q} \right) \quad (3.163)$$

$$J_{tsswd}(T) = JTSSWD \cdot \exp \left(\frac{E_{g,TNOM} \cdot XTSWD \cdot \left(\frac{T}{TNOM} - 1 \right)}{kT/q} \right) \quad (3.164)$$

$$J_{tsswgs}(T) = JTSSWGS \times \left(\sqrt{JTWEFF/W_{eff0}} + 1.0 \right) \times \exp \left(\frac{E_{g,TNOM} \cdot XTSWGS \cdot \left(\frac{T}{TNOM} - 1 \right)}{kT/q} \right) \quad (3.165)$$

$$J_{tsswgd}(T) = JTSSWGD \times \left(\sqrt{JTWEFF/W_{eff0}} + 1.0 \right) \times \exp \left(\frac{E_{g,TNOM} \cdot XTSWGD \cdot \left(\frac{T}{TNOM} - 1 \right)}{kT/q} \right) \quad (3.166)$$

$$NJTS(T) = NJTS \times \left(1 + TNJTS \cdot \left(\frac{T}{TNOM} - 1 \right) \right) \quad (3.167)$$

$$NJTS(T) = NJTS \times \left(1 + TNJTS \cdot \left(\frac{T}{TNOM} - 1 \right) \right) \quad (3.168)$$

$$NJTSSW(T) = NJTSSW \times \left(1 + TNJTSSW \cdot \left(\frac{T}{TNOM} - 1 \right) \right) \quad (3.169)$$

$$NJTSSWD(T) = NJTSSWD \times \left(1 + TNJTSSWD \cdot \left(\frac{T}{TNOM} - 1 \right) \right) \quad (3.170)$$

$$NJTSSWG(T) = NJTSSWG \times \left(1 + TNJTSSWG \cdot \left(\frac{T}{TNOM} - 1 \right) \right) \quad (3.171)$$

$$NJTSSWGD(T) = NJTSSWGD \times \left(1 + TNJTSSWGD \cdot \left(\frac{T}{TNOM} - 1 \right) \right) \quad (3.172)$$

$$CJS(T) = CJS \cdot [1 + TCJ \cdot (T - TNOM)] \quad (3.173)$$

$$CJD(T) = CJD \cdot [1 + TCJ \cdot (T - TNOM)] \quad (3.174)$$

$$CJSWS(T) = CJSWS \cdot [1 + TCJSW \cdot (T - TNOM)] \quad (3.175)$$

$$CJSWD(T) = CJSWD \cdot [1 + TCJSW \cdot (T - TNOM)] \quad (3.176)$$

$$CJSWGS(T) = CJSWGS \cdot [1 + TCJSWG \cdot (T - TNOM)] \quad (3.177)$$

$$CJSWGD(T) = CJSWGD \cdot [1 + TCJSWG \cdot (T - TNOM)] \quad (3.178)$$

$$PBS(T) = PBS(TNOM) - TPB \cdot (T - TNOM) \quad (3.179)$$

$$PBD(T) = PBD(TNOM) - TPB \cdot (T - TNOM) \quad (3.180)$$

$$PBSWS(T) = PBSWS(TNOM) - TPBSW \cdot (T - TNOM) \quad (3.181)$$

$$PBSWD(T) = PBSWD(TNOM) - TPBSW \cdot (T - TNOM) \quad (3.182)$$

$$PBSWGS(T) = PBSWGS(TNOM) - TPBSWG \cdot (T - TNOM) \quad (3.183)$$

$$PBSWGD(T) = PBSWGD(TNOM) - TPBSWG \cdot (T - TNOM) \quad (3.184)$$

3.1.9 Body Doping and Gate Workfunction

$$NBODY = NBODY_i \quad (3.185)$$

$$qbs = q \cdot NBODY_i \cdot \frac{ACH}{CINS} \quad (3.186)$$

If $NGATE_i > 0$ then

$$\Delta\phi = \max(0, \frac{E_g}{2} - \frac{kT}{q} \cdot \ln(\frac{NGATE_i}{n_i})) \quad (3.187)$$

else

$$\Delta\phi = \begin{cases} PHIG[L, N] - EASUB & \text{for NMOS,} \\ -[PHIG[L, N] - (EASUB + E_g)] & \text{for PMOS.} \end{cases} \quad (3.188)$$

$$\phi_B = \frac{kT}{q} \cdot \ln \left(\frac{NBODY_i}{n_i} \right) \quad (3.189)$$

$$\phi_{SD} = \min \left[\frac{E_g}{2}, \frac{kT}{q} \cdot \ln \left(\frac{NSD_i}{n_i} \right) \right] \quad (3.190)$$

$$\phi_G = \frac{kT}{q} \cdot \ln \left(\frac{NGATE}{n_i} \right) \quad (3.191)$$

If $NGATE_i > 0$ then

$$V_{fbsd} = \begin{cases} \phi_{SD} - \phi_G & \text{for NMOS,} \\ -[-\phi_{SD} - \phi_G] & \text{for PMOS.} \end{cases} \quad (3.192)$$

else

$$V_{fbsd} = \begin{cases} PHIG[L, N] - (EASUB + \frac{E_g}{2} - \phi_{SD}) & \text{for NMOS,} \\ -[PHIG[L, N] - (EASUB + \frac{E_g}{2} + \phi_{SD})] & \text{for PMOS.} \end{cases} \quad (3.193)$$

$$t_{ox} = \begin{cases} \frac{EOT \cdot \epsilon_{ox}}{3.9} & \text{if } GEOMOD \neq 3 \\ R \cdot (\exp(\frac{EOT \cdot \epsilon_{ox}}{R \cdot 3.9}) - 1) & \text{if } GEOMOD = 3 \end{cases} \quad (3.194)$$

$$q_{bs} = \begin{cases} \frac{q \cdot NBODY_i \cdot TFIN}{2 \cdot C_{ox}} & \text{if } GEOMOD \neq 3 \\ \frac{q \cdot NBODY_i \cdot R}{2 \cdot C_{ox}} & \text{if } GEOMOD = 3 \end{cases} \quad (3.195)$$

3.1.10 Short Channel Effects

The degree of V_{th} roll-off has been modeled through the characteristic field penetration (scl), which is written in the unified FINFET model formulation, thus it can be used for FINFETs with complex cross sections.

$$scl = \sqrt{\left(\frac{EPSRSUB \cdot ACH}{CINS} \right) \cdot \left(1 + \frac{ACH \cdot CINS}{2 \cdot EPSRSUB \cdot WEFF_UFCM \cdot WEFF_UFCM} \right)} \quad (3.196)$$

$$V_{bi} = \frac{kT}{q} \cdot \ln \left(\frac{NSD_i \cdot NBODY_i}{n_i^2} \right) \quad (3.197)$$

$$H_{eff} = \sqrt{\frac{HFIN}{8} \cdot (HFIN + 2 \cdot \epsilon_{ratio} \cdot EOT)} \quad (3.198)$$

$$\lambda = \begin{cases} \sqrt{\frac{\epsilon_{ratio}}{2} \left(1 + \frac{TFIN}{4\epsilon_{ratio}EOT} \right) TFIN \cdot EOT} & \text{if } GEOMOD = 0 \\ \frac{1}{\sqrt{\frac{\epsilon_{ratio}}{2} \left(1 + \frac{TFIN}{4\epsilon_{ratio}EOT} \right) TFIN \cdot EOT} + \frac{1}{4H_{eff}^2}}} & \text{if } GEOMOD = 1 \\ \frac{0.5}{\sqrt{\frac{\epsilon_{ratio}}{2} \left(1 + \frac{TFIN}{4\epsilon_{ratio}EOT} \right) TFIN \cdot EOT} + \frac{1}{4H_{eff}^2}}} & \text{if } GEOMOD = 2 \\ \sqrt{\frac{\epsilon_{ratio}}{2} \left(1 + \frac{R}{2\epsilon_{ratio}EOT} \right) R \cdot EOT} & \text{if } GEOMOD = 3 \end{cases} \quad (3.199)$$

3.2 Terminal Voltages

Terminal Voltages and V_{dsx} Calculation

$$devsign = \begin{cases} 1 & \text{for NMOS} \\ -1 & \text{for PMOS} \end{cases} \quad (3.200)$$

$$V_{gs_noswap} = devsign \cdot (V('IntrinsicGate) - V(si)) \quad (3.201)$$

$$V_{ds_noswap} = devsign \cdot (V(di) - V(si)) \quad (3.202)$$

$$V_{gd_noswap} = devsign \cdot (V('IntrinsicGate) - V(di)) \quad (3.203)$$

$$V_{es_jct} = devsign \cdot (V(e) - V(si)) \quad (3.204)$$

$$V_{ed_jct} = devsign \cdot (V(e) - V(di)) \quad (3.205)$$

$$V_{ge} = V('IntrinsicGate) - V_e \quad (3.206)$$

$$sigvds = 1.0 \quad (3.207)$$

if $V_{ds_noswap} < 0.0$ then

$$sigvds = -1.0 \quad (3.208)$$

$$V_{gs} = V_{gs_noswap} - V_{ds_noswap} \quad (3.209)$$

$$V_{ds} = -1.0 \cdot V_{ds_noswap} \quad (3.210)$$

$$V_{es} = V_{ed_jct} \quad (3.211)$$

else

$$V_{gs} = V_{gs_noswap} \quad (3.212)$$

$$V_{ds} = V_{ds_noswap} \quad (3.213)$$

$$V_{es} = V_{es_jct} \quad (3.214)$$

end

$$V_{dsx} = \sqrt{V_{ds}^2 + 0.01} - 0.1 \quad (3.215)$$

In RDSMOD=1 a resistor is added to the intrinsic FET element topology between the intrinsic source and the extrinsic source and a resistor is added to the intrinsic FET element topology between the intrinsic drain and the extrinsic drain. The external source/drain nodes are still labeled s and d while the intrinsic source and

intrinsic drain nodes are labeled si and di respectively.

$$V(si, s) = V_{si} - V_s \quad (3.216)$$

$$V(di, d) = V_{di} - V_d \quad (3.217)$$

3.3 Short Channel Effects

3.3.1 Weighting Function for forward and reverse modes

$$T0 = \tanh\left(\frac{0.6 * q \cdot V_{ds}}{kT}\right) \quad \text{Use un-swapped } V_{ds} \text{ here} \quad (3.218)$$

$$W_f = 0.5 + 0.5 \cdot T0 \quad (3.219)$$

$$W_r = 0.5 - 0.5 \cdot T0 \quad (3.220)$$

3.3.2 Asymmetric parameters

If $ASYMMOD = 1$ then

$$CDSCD_a = CDSCD[N] \cdot W_f + CDSCDR[N] \cdot W_r \quad (3.221)$$

$$ETA0_a = ETA0(T) \cdot W_f + ETA0R(T) \cdot W_r \quad (3.222)$$

$$PDIBL1_a = PDIBL1_i \cdot W_f + PDIBL1R_i \cdot W_r \quad (3.223)$$

$$PTWG_a = PTWG(T) \cdot W_f + PTWGR(T) \cdot W_r \quad (3.224)$$

$$VSAT1_a = VSAT1(T) \cdot W_f + VSAT1R(T) \cdot W_r \quad (3.225)$$

$$RSDR_a = RSDR(T) \cdot W_f + RSDRR(T) \cdot W_r \quad (3.226)$$

$$RDDR_a = RDDR(T) \cdot W_f + RDDRR(T) \cdot W_r \quad (3.227)$$

$$MEXP_a = MEXP(T) \cdot W_f + MEXPR(T) \cdot W_r \quad (3.228)$$

$$U0_a = U0(T) \cdot W_f + U0R(T) \cdot W_r \quad (3.229)$$

$$UA_a = UA(T) \cdot W_f + UAR(T) \cdot W_r \quad (3.230)$$

$$UC_a = UC(T) \cdot W_f + UCR(T) \cdot W_r \quad (3.231)$$

$$UD_a = UD(T) \cdot W_f + UDR(T) \cdot W_r \quad (3.232)$$

$$EU_a = EU(T) \cdot W_f + EUR(T) \cdot W_r \quad (3.233)$$

$$PDIBL2_a = PDIBL2_i \cdot W_f + PDIBL2R_i \cdot W_r \quad (3.234)$$

$$KSATIV_a = KSATIV_i \cdot W_f + KSATIVR_i \cdot W_r \quad (3.235)$$

$$DVTSHIFT_a = DVTSHIFT_i \cdot W_f + DVTSHIFTR_i \cdot W_r \quad (3.236)$$

$$CIT_a = CIT_i \cdot W_f + CITR_i \cdot W_r \quad (3.237)$$

Else

All above $PARAM_a = PARAM$ and reverse mode parameter $PARAMR$ are ignored

3.3.3 Vth Roll-off, DIBL, and Subthreshold Slope Degradation

In BSIM CMG 109.0.0 the DITS effect is taken into account through the parameter Θ_{DITS} . When this parameter is equal to 1, the implementation in BSIM CMG 109.0.0 is backward compatible with CMG 108. The threshold voltage takes this effect into account through the parameter $\Delta V_{th,DIBL}$. In the equations, shown below, Θ_{SW} , Θ_{SS} , Θ_{SCE} , Θ_{DIBL} and Θ_{DITS} are model parameters (as shown in Table 7.3) used/referred to in BSIM CMG 109.0.0 code as THETA_SW, THETA_SS, THETA_SCE, THETA_DIBL and THETA_DITS,

respectively.

$$\psi_{st} = 0.4 + PHIN_i + \phi_B \quad (3.238)$$

$$\Theta_{SW} = \frac{0.5}{\cosh\left(DVT1SS_i \cdot \frac{L_{eff}}{\lambda}\right) - 1} \quad (3.239)$$

$$C_{dsc} = \Theta_{SW} \cdot (CDSC[N] + CDSCD_a \cdot V_{dsx}) \quad (3.240)$$

$$n = \begin{cases} \Theta_{SS} \cdot \left(1 + \frac{CIT_i + C_{dsc}}{(2C_{si})||C_{ox}}\right) & \text{if } GEOMOD \neq 3 \\ \Theta_{SS} \cdot \left(1 + \frac{CIT_i + C_{dsc}}{C_{ox}}\right) & \text{if } GEOMOD = 3 \end{cases} \quad (3.241)$$

$$\Theta_{SCE} = -\frac{0.5}{\cosh\left(DVT1_i \cdot \frac{L_{eff}}{\lambda}\right) - 1} \quad (3.242)$$

$$\Delta V_{th,SCE} = \Theta_{SCE} \cdot DVT0_i \cdot (V_{bi} - \psi_{st}) \quad (3.243)$$

$$\Theta_{DIBL} = -\frac{0.5}{\cosh\left(DSUB_i \cdot \frac{L_{eff}}{\lambda}\right) - 1} \quad (3.244)$$

$$\Theta_{DITS} = \frac{1.0}{\max\left(\left(1.0 + DVTP2 \cdot \left(\cosh\left(DSUB_i \cdot \frac{L_{eff}}{\lambda}\right) - 2.0\right)\right), 1.0e-6\right)} \quad (3.245)$$

$$\Delta V_{th,DIBL} = \Theta_{DIBL} ETA0_i \cdot V_{dsx} + DVTP0 \cdot \Theta_{DITS} \cdot (V_{dsx} + 0.01)^{DVTP1} \quad (3.246)$$

$$\Delta V_{th,RSCE} = K1RSCE_i \cdot \left[\sqrt{1 + \frac{LP E0_i}{L_{eff}}} - 1 \right] \cdot \sqrt{\psi_{st}} \quad (3.247)$$

$$\Delta V_{th,all} = \Delta V_{th,SCE} + \Delta V_{th,DIBL} + \Delta V_{th,RSCE} + \Delta V_{th,temp} \quad (3.248)$$

$$V_{gsfb} = V_{gs} - \Delta\phi - \Delta V_{th,all} - DVTS SHIFT \quad (3.249)$$

BSIM-CMG provides an option to use Θ_{SW} , Θ_{SS} , Θ_{DIBL} and Θ_{DITS} as model parameters directly. In (3.246), 0.01 is added to avoid 1/0 in the derivative at Vds=0 when DVTP1 < 1.

3.4 Surface Potential Calculation

The surface potential calculations in 109.0.0 have been updated to take Quantum-Mechanical (QM) effects into account. These QM effects become relevant for smaller fin thicknesses and are seen both in terms of higher band-gap due to size confinement (higher threshold voltage) as well as in terms of charge confinement (different charge distribution from the conventional semi-classical case, where the Poisson equation solution is sufficient to determine the charge distribution). Surface potentials at the source and drain ends are derived from Poisson's equation with a perturbation method [4] and computed using the Householder's cubic iteration method [5, 6]. Perturbation allows accurate modeling of finite body doping.

3.4.1 Quantum Mechanical Vt correction

Note: $QMFACTOR_i$ also serves as a switch here.

If $GEOMOD \neq 3$ then

$$E_0 = \frac{\hbar^2 \pi^2}{2m_x \cdot TFIN^2} \quad (3.250)$$

$$E'_0 = \frac{\hbar^2 \pi^2}{2m'_x \cdot TFIN^2} \quad (3.251)$$

$$E_1 = 4E_0 \quad (3.252)$$

$$E'_1 = 4E'_0 \quad (3.253)$$

$$\gamma = 1 + \exp\left(\frac{E_0 - E_1}{kT}\right) + \frac{g'm'_d}{gm_d} \cdot \left[\exp\left(\frac{E_0 - E'_0}{kT}\right) + \exp\left(\frac{E_0 - E'_1}{kT}\right) \right] \quad (3.254)$$

$$\Delta V_{t,QM} = QMFACTOR_i \cdot \left[\frac{E_0}{q} - \frac{kT}{q} \ln\left(\frac{g \cdot m_d}{\pi \hbar^2 N_c} \cdot \frac{kT}{TFIN} \cdot \gamma\right) \right] \quad (3.255)$$

If $GEOMOD = 3$ then

$$E_{0,QM} = \frac{\hbar^2 (2.4048)^2}{2m_x \cdot R^2} \quad (3.256)$$

$$\Delta V_{t,QM} = QMFACTOR_i \cdot \frac{E_{0,QM}}{q} \quad (3.257)$$

3.4.2 Voltage Limiting for Accumulation

If $GEOMOD \neq 3$ then

$$T0 = -(\Delta V_{t,QM} + \left(\frac{nkT}{q} \right) \ln \left(\frac{2 \cdot L_{eff} \cdot I_{min}}{\mu_0(T) \cdot W_{eff} \cdot nkT \cdot N_c \cdot TFIN} \right)) \quad (3.258)$$

$$T1 = V_{gsfb} + T0 + DELVTRAND \quad (3.259)$$

$$V_{gsfbeff} = \frac{1}{2} \left[T1 + \sqrt{(T1)^2 + 4 \times 10^{-8}} \right] - T0 \quad (3.260)$$

If $GEOMOD = 3$ then

$$T0 = -(\Delta V_{t,QM} + \left(\frac{nkT}{q} \right) \ln \left(\frac{2 \cdot L_{eff} \cdot I_{min}}{\mu_0(T) \cdot W_{eff} \cdot nkT \cdot n_i \cdot R} \right)) \quad (3.261)$$

$$T1 = V_{gsfb} + T0 + n \cdot \phi_B + \frac{E_g}{2} + DELVTRAND \quad (3.262)$$

$$V_{gsfbeff} = \frac{1}{2} \left[T1 + \sqrt{(T1)^2 + 4 \times 10^{-8}} \right] - T0 - V_{t0} \quad (3.263)$$

3.4.3 Source Side Potential and Charge Calculation

The core model calculation at the source side is shown below:

$$qdep = \frac{qdep}{nVtm} \quad (3.264)$$

$$vch = 0.0 + \Delta V_{t,QM} \quad (3.265)$$

Here 0.0 refers to the quasi-fermi potential at the source side

If $BULKMOD \neq 0$ then

$$T1 = hypsmooth(2.0 \cdot \phi_B + vch - ves, 1.0) \quad (3.266)$$

$$T3 = \left(-\frac{K1_t}{2.0 \cdot nVtm}\right) \cdot (\sqrt{T1} - \sqrt{2.0 \cdot \phi_B}) \quad (3.267)$$

$$T0 = -qdep - T3 + vth_fixed_factor_sub + QMFACTOR \cdot (-qdep)^{\frac{2}{3}} \quad (3.268)$$

$$T1 = -qdep - T3 + vth_fixed_factor_SI \quad (3.269)$$

For the terms `vth_fixed_factor_sub` and `vth_fixed_factor_SI`, please see the Verilog-A source code file (`bsim-cmg_body.include`)

If $BULKMOD=0$ then

$$T0 = -qdep + vth_fixed_factor_sub + QMFACTOR \cdot (-qdep)^{\frac{2}{3}} \quad (3.270)$$

$$T1 = -qdep + vth_fixed_factor_SI \quad (3.271)$$

$$T2 = \left(\frac{vgsbeff - vch}{nVtm}\right) \quad (3.272)$$

$$F0 = -T2 + T1 \quad (3.273)$$

$$T3 = 0.5 \cdot (T2 - T0) \quad (3.274)$$

$$qm = \exp(T3) \quad (3.275)$$

If $qm > 10^{-7}$) then

$$T7 = \log_e(1 + qm) \quad (3.276)$$

$$qm = 2.0 \cdot (1.0 - \sqrt{1.0 + T7 \cdot T7}) \quad (3.277)$$

$$T8 = (qm \cdot alpha_UFCM + qdep) \cdot rc \quad (3.278)$$

$$T4 = \frac{T8}{(\exp(T8) - T8 - 1.0)} \quad (3.279)$$

$$T5 = T8 \cdot T4 \quad (3.280)$$

$$e0 = F0 - qm + \log_e(-qm) + \log_e(T5) + QMFACTOR \cdot (-(qm + qdep))^{\frac{2}{3}} \quad (3.281)$$

$$e1 = -1 + \frac{1}{qm} + \left(\frac{2}{T8 - T4 - 1}\right) \cdot rc - \frac{2}{3} \cdot QMFACTOR \cdot (-(qm + qdep))^{\frac{-1}{3}} \quad (3.282)$$

$$e2 = \frac{-1}{qm \cdot qm} - \frac{2}{9} \cdot QMFACTOR \cdot (-(qm + qdep))^{\frac{-4}{3}} \quad (3.283)$$

$$qm = qm - \left(\frac{e0}{e1}\right) \cdot (1.0 + \frac{e2 \cdot e2}{2.0 \cdot e1 \cdot e1}) \quad (3.284)$$

$$T8 = (qm \cdot alpha_UFCM + qdep) \cdot rc \quad (3.285)$$

$$T4 = \frac{T8}{\exp(T8) - T8 - 1.0} \quad (3.286)$$

$$T5 = T8 \cdot T4 \quad (3.287)$$

$$e0 = F0 - qm + \log_e(-qm) + \log_e(T5) + QMFACTOR \cdot (-(qm + qdep))^{\frac{2}{3}} \quad (3.288)$$

$$e1 = -1 + \frac{1}{qm} + \left(\frac{2}{T8 - T4 - 1}\right) \cdot rc - \frac{2}{3} \cdot QMFACTOR \cdot (-(qm + qdep))^{\frac{-1}{3}} \quad (3.289)$$

$$e2 = \frac{-1}{qm \cdot qm} - \frac{2}{9} \cdot QMFACTOR \cdot (-(qm + qdep))^{\frac{-4}{3}} \quad (3.290)$$

$$qm = qm - \left(\frac{e0}{e1}\right) \cdot (1.0 + \frac{e2 \cdot e2}{2.0 \cdot e1 \cdot e1}) \quad (3.291)$$

If $qm \leq 10^{-7}$) then

$$qm = -qm \cdot qm \quad (3.292)$$

$$qis = -qm \cdot nVtm \quad (3.293)$$

$$\psi_s = V_{gsfbeff} - qis \quad (3.294)$$

$$E_{effs} = 10^{-8} \cdot \left(\frac{qbs + \eta \cdot qis}{\epsilon_{ratio} \cdot EOT} \right) \quad (3.295)$$

$$(3.296)$$

3.5 Drain Saturation Voltage

The drain saturation voltage model is calculated from the source-side charge (q_{is}). $V_{ds eff}$ is subsequently used to compute the drain-side charge (q_{id}).

3.5.1 Drain Saturation Voltage (V_{dsat}) Calculations

$$D_{mobs} = \begin{cases} 1 + UA(T) \cdot (E_{effs})^{EU} + \frac{UD(T)}{\left(\frac{1}{2} \cdot \left(1 + \frac{q_{is}}{1E-2/C_{ox}}\right)\right)^{UCS(T)}} & \text{if } BULKMOD = 0 \\ 1 + (UA(T) + UC(T) \cdot V_{eseff}) \cdot (E_{effs})^{EU} + \frac{UD(T)}{\left(\frac{1}{2} \cdot \left(1 + \frac{q_{is}}{1E-2/C_{ox}}\right)\right)^{UCS(T)}} & \text{if } BULKMOD = 1 \end{cases} \quad (3.297)$$

$$D_{mobs} = \frac{D_{mobs}}{U0MULT} \quad (3.298)$$

If $RDSMOD = 0$ then

$$R_{ds,s} = \frac{1}{(W_{eff0}(\mu m))^{WR_i}} \cdot \left(RDSWMIN(T) + \frac{RDSW(T)}{1 + PRWGS_i \cdot q_{is}} \right) \quad (3.299)$$

else if $RDSMOD = 1$ then

$$R_{ds,s} = 0 \quad (3.300)$$

else if $RDSMOD = 2$ then

$$R_{ds,s} = RS_{geo} + RD_{geo} + \frac{1}{(W_{eff0}(\mu m))^{WR_i}} \cdot \left(RDSWMIN(T) + \frac{RDSW(T)}{1 + PRWGS_i \cdot q_{is}} \right) \quad (3.301)$$

$$E_{sat} = \frac{2 \cdot VSAT(T)}{\mu_0(T)/D_{mobs}} \quad (3.302)$$

$$E_{satL} = E_{sat} \cdot L_{eff} \quad (3.303)$$

Here, RS_{geo} and RD_{geo} are geometry dependent (bias independent) part of source and drain resistances. In RDSMOD=2 they are included in $R_{ds,s}$ calculation and no extra node is created. See section 3.15 for details.

If $R_{ds,s} = 0$ then

$$V_{dsat} = \frac{E_{satL} \cdot KSATIV_i \cdot (V_{gsfbeff} - \psi_s + 2\frac{kT}{q})}{E_{satL} + KSATIV_i \cdot (V_{gsfbeff} - \psi_s + 2\frac{kT}{q})} \quad (3.304)$$

else

$$WVC_{ox} = W_{eff0} \cdot VSAT(T) \cdot C_{ox} \quad (3.305)$$

$$T_a = 2 \cdot WVC_{ox} \cdot R_{ds,s} \quad (3.306)$$

$$T_b = KSATIV_i \cdot (V_{gsfbeff} - \psi_s + 2\frac{kT}{q}) \cdot (1 + 3 \cdot WVC_{ox} \cdot R_{ds,s}) + E_{satL} \quad (3.307)$$

$$T_c = KSATIV_i \cdot (V_{gsfbeff} - \psi_s + 2\frac{kT}{q}) \quad (3.308)$$

$$V_{dsat} = \frac{\left(T_b - \sqrt{T_b^2 - 2T_a T_c} \right)}{T_a} \quad (3.309)$$

$$V_{dseff} = \frac{V_{ds}}{\left(1 + \left(\frac{V_{ds}}{V_{dsat}} \right)^{MEXP(T)} \right)^{1/MEXP(T)}} \quad (3.310)$$

3.5.2 Drain Side Potential and Charge Calculations

The core model calculation at the drain side is shown below:

$$vch = V_{dseff} + \Delta V_{t,QM} \quad (3.311)$$

The drain-side surface potential is computed in the same way as the source-side potential in section 3.4.3 except that vch is given as shown in equation (3.310). Based on this core model calculation at the drain side, similar to the approach previously outlined to calculate q_{is} , q_{id} is calculated, based on which ψ_d is calculated.

3.6 Average Potential, Charge and Related Variables

$$\Delta\psi = \psi_d - \psi_s \quad (3.312)$$

$$q_{ba} = q_{bs} \quad (3.313)$$

$$\Delta q_i = q_{is} - q_{id} \quad (3.314)$$

$$q_{ia} = 0.5 \cdot (q_{is} + q_{id}) \quad (3.315)$$

$$q_{ba} = 0.5 \cdot (qb_acc_d + qb_acc_s) \quad (3.316)$$

$$q_{ia2} = 0.5 \cdot (q_{is} + q_{id}) + 0.5 \cdot CHARGEWF \cdot [1.0 - \exp(V_{dseff}^2 / 6.25e - 4)] \cdot \Delta q_i \quad (3.317)$$

3.7 Quantum Mechanical Effects

Effects that arise due to structural and electrical confinement in the multi-gate structures are dealt in this section. The threshold voltage shift arising due to bias-dependent ground state sub-band energy is already accounted for in the surface potential calculations. (See the section on 'Surface Potential Calculation'). The reduction in width and bias-dependence in effective oxide thickness due to the inversion charge centroid being away from the interface is taken care of here. The section is evaluated only if $QMTCENIV_i$ or $QMTCENCV_i$ is non-zero. While a single equation with parameters $ETAQM$, $QM0$ and $ALPHAQM$ govern the motion of charge centroid w.r.t. bias, two different quasi-switches are introduced here for the purpose of effective width calculation and effective oxide thickness calculation. $QMTCENIV_i$ uses the above expression to account for the effective width in $I - V$ calculations and $QMTCENCV_i$ uses the same expression for the effective width and effective oxide thickness for $C - V$ calculations. The pre-calculated factor $MTcen$ is for the geometric dependence (on $TFIN/HFIN/R$) of the charge centroid in sub-threshold region.

3.7.1 Charge Centroid Calculation for Inversion

If $QMTCENCV_i > 0$ then

$$T4 = \frac{q_{ia} + ETAQM \cdot q_{ba}}{QM0} \quad (3.318)$$

$$T5 = 1 + T4^{PQM} \quad (3.319)$$

$$T_{cen} = \frac{T_{cen0}}{T5} \quad (3.320)$$

end

3.7.2 Effective Width Model

If $GEOMOD = 0$ then

$$W_{eff} = W_{eff0} \quad (3.321)$$

$$W_{eff,CV} = W_{eff,CV0} \quad (3.322)$$

If $GEOMOD = 1$ then

$$W_{eff} = W_{eff0} - 4 \cdot QMTCEINV_i \cdot T_{cen} \quad (3.323)$$

$$W_{eff,CV} = W_{eff,CV0} - 4 \cdot QMTCENCV_i \cdot T_{cen} \quad (3.324)$$

If $GEOMOD = 2$ then

$$W_{eff} = W_{eff0} - 8 \cdot QMTCEINV_i \cdot T_{cen} \quad (3.325)$$

$$W_{eff,CV} = W_{eff,CV0} - 8 \cdot QMTCENCV_i \cdot T_{cen} \quad (3.326)$$

If $GEOMOD = 3$ then

$$W_{eff} = W_{eff0} - 2\pi \cdot QMTCEINV_i \cdot T_{cen} \quad (3.327)$$

$$W_{eff,CV} = W_{eff,CV0} - 2\pi \cdot QMTCENCV_i \cdot T_{cen} \quad (3.328)$$

3.7.3 Effective Oxide Thickness / Effective Capacitance

If $QMTCENCV_i = 0$, then $C_{ox}/C_{ox,acc}$ (with $EOT/EOTACC$) will continue to be used for both $I - V$ and $C - V$. Else the following calculations yield a $C_{ox,eff}$ that shall be used for $C - V$ purposes. However C_{ox} will continue to be used for $I - V$. For calculation of $C_{ox,eff}$, the physical oxide thickness, $TOXP$ scaled appropriately will be added to the inversion charge centroid, T_{cen} calculated above instead of using EOT .

If $QMTCENCV_i \neq 0$ then

$$C_{ox,eff} = \begin{cases} \frac{3.9 \cdot \epsilon_0}{TOXP \cdot \frac{3.9}{EPSROX} + T_{cen} \cdot \frac{QMTCENCV_i}{\epsilon_{ratio}}} & GEOMOD \neq 3 \\ \frac{3.9 \cdot \epsilon_0}{R \cdot \left[\frac{1}{\epsilon_{ratio}} \ln \left(\frac{R}{R - T_{cen}} \right) + \frac{3.9}{EPSROX} \ln \left(1 + \frac{TOXP}{R} \right) \right]} & GEOMOD = 3 \end{cases} \quad (3.329)$$

3.7.4 Charge Centroid Calculation for Accumulation

$$T6 = 1 + \left(\frac{q_{i,acc}}{QM0ACC} \right)^{PQMACC} \quad (3.330)$$

$$C_{ox,acc} = \begin{cases} \frac{3.9 \cdot \epsilon_0}{TOXP \frac{3.9}{EPSROX} + \frac{T_{cen0}}{T6} \cdot \frac{QMTCENCVA_i}{\epsilon_{ratio}}} & GEOMOD \neq 3 \\ \frac{3.9 \cdot \epsilon_0}{R \cdot \left[\frac{1}{\epsilon_{ratio}} \ln \left(\frac{R}{R - T_{cen0}/T6} \right) + \frac{3.9}{EPSROX} \ln \left(1 + \frac{T_{oxp}}{R} \right) \right]} & GEOMOD = 3 \end{cases} \quad (3.331)$$

If $QMTCENCV_i = 0$ then

$$C_{ox,eff} = C_{ox} \quad (3.332)$$

$$C_{ox,acc} = \frac{3.9 \cdot \epsilon_0}{EOTACC} \quad (3.333)$$

else if $QMTCENCV_i > 0$ then

$$T4 = \frac{q_{ia}}{QM0} \quad (3.334)$$

$$T5 = 1 + T4^{PQM} \quad (3.335)$$

$$T_{cen} = \frac{T_{cen0}}{T5} \quad (3.336)$$

$$C_{ox,eff} = \frac{1}{\left(\frac{1}{(C_{ox} \cdot \frac{EOT}{TOXP})} + \frac{T_{cen} \cdot QMTCENCV_i}{\epsilon_{sub}} \right)} \quad (3.337)$$

end

Here, $C_{ox,eff}$ is the effective oxide capacitance taking QM effects into account for $V_{gs} > V_{fb}$ and $C_{ox,acc}$ is the effective oxide capacitance taking QM effects into account for $V_{gs} < V_{fb}$.

3.8 Mobility degradation and series resistance

3.8.1 Mobility degradation

$$\eta = \begin{cases} \frac{1}{2} \cdot ETAMOB_t & \text{for NMOS} \\ \frac{1}{3} \cdot ETAMOB_t & \text{for PMOS} \end{cases} \quad (3.338)$$

$$E_{effa} = 10^{-8} \cdot \left(\frac{q_{ba} + \eta \cdot q_{ia2}}{\epsilon_{ratio} \cdot EOT} \right) \quad (3.339)$$

$$D_{mob} = \begin{cases} 1 + UA(T) \cdot (E_{effa})^{EU} + \frac{UD(T)}{\left(\frac{1}{2} \cdot \left(1 + \frac{q_{ia2}}{1E-2/Cox}\right)\right)^{UCS(T)}} & \text{BULKMOD=0} \\ 1 + (UA(T) + UC(T) \cdot V_{eseff}) \cdot (E_{effa})^{EU} + \frac{UD(T)}{\left(\frac{1}{2} \cdot \left(1 + \frac{q_{ia2}}{1E-2/Cox}\right)\right)^{UCS(T)}} & \text{BULKMOD=1} \end{cases} \quad (3.340)$$

$$D_{mob} = \frac{D_{mob}}{U0MULT} \quad (3.341)$$

3.8.2 Series resistance

The source/drain series resistance is the sum of a bias-independent component and a bias-dependent component. They are described in detail in section 3.15. If RDSMOD=0 or RDSMOD=2 the resistance will affect the I_{ds} expressions through a degradation factor D_r .

3.9 Lateral Non-uniform Doping Model

Lateral non-uniform doping along the length of the channel leads to I-V and C-V displaying different threshold voltages. However the consistent surface potential based I-V and C-V model doesn't allow for the usage of different V_{th} values. A straight forward method would be to re-compute the surface potentials at the source and drain end twice for I-V and C-V separately breaking the consistency but at the expense of computation time. The below model has been introduced as a multiplicative factor to the drain current (I-V) to allow for that V_{th} shift. This model should be exercised after the C-V extraction step to match the V_{th} for the subthreshold region $I_{d,lin}$ - V_g curve. Parameter K0 is used to fit the subthreshold region, while parameter K0SI and K0SISAT helps reclaim the fit in the strong inversion region.

$$M_{nud} = \exp \left(-\frac{K0(T)}{\left(\max(0, K0SI(T) + K0SISAT(T) \cdot dq \cdot dq) \cdot q_{ia} + 2.0 \cdot \frac{nkT}{q} \right)} \right) \quad (3.342)$$

3.10 Body Effect Model

A word of CAUTION: The above Lateral non-uniform doping model or the Body Effect model are empirical and have their limits as to how much V_{th} shift can be achieved without distorting the I-V curve. Over usage could lead to negative g_m or negative g_{ds} . For ex: The Lateral non-uniform doping model could be used in combination with the mobility model to achieve high V_{th} shift between C-V and I-V curved to avoid any distortion of higher order derivatives.

The equations showing the determination of the bulk charge (`qi_acc_for_QM`) are provided next. This bulk charge is critical in terms of determination of the centroid of charge in the accumulation region.

If $BULKMOD \neq 0$ then

$$T9 = \frac{K1}{(2.0 \cdot nVtm)} \sqrt{Vtm} \quad (3.343)$$

$$T0 = \frac{T9}{2.0} \quad (3.344)$$

$$T2 = \frac{(vge - (\Delta\phi - Eg - Vtm + \log_e(\frac{NBODY_i}{Nc}) + DELVFBACC))}{Vtm} \quad (3.345)$$

where vge is the gate to substrate voltage.

The following equations calculate the accumulation charge and related quantities considering QM effects.

If $(T2 \cdot Vtm) > (\phi_B + T9 \cdot \sqrt{\phi_B \cdot Vtm})$ then

$$T1 = \sqrt{T2 - 1.0 + T0 \cdot T0} - T0 \quad (3.346)$$

$$T10 = 1.0 + T1 \cdot T1 \quad (3.347)$$

end else

$$T3 = 0.5 \cdot T2 - 3.0 \cdot (1.0 + \frac{T9}{\sqrt{2.0}}) \quad (3.348)$$

$$T10 = T3 + \sqrt{T3 \cdot T3 + 6 \cdot T2} \quad (3.349)$$

If $T2 < 0.0$ then

$$T4 = \frac{(T2 - T10)}{T9} \quad (3.350)$$

$$T10 = -\log_e(1.0 - T10 + T4 \cdot T4) \quad (3.351)$$

else

$$T11 = \exp(-T10) \quad (3.352)$$

$$T4 = \sqrt{T2 - 1.0 + T11 + T0 \cdot T0} - T0 \quad (3.353)$$

$$T10 = 1.0 - T11 + T4 \cdot T4 \quad (3.354)$$

end

end

$$T6 = \exp(-T10) - 1.0 \quad (3.355)$$

$$T7 = \sqrt{T6 + T10} \quad (3.356)$$

If $T10 > 10^{-15}$ then

$$e0 = -(T2 - T10) + T9 \cdot T7 \quad (3.357)$$

$$e1 = 1.0 - T9 \cdot 0.5 \cdot \frac{T6}{T7} \quad (3.358)$$

$$T8 = T10 - \frac{e0}{e1} \quad (3.359)$$

$$T11 = \exp(-T8) - 1.0 \quad (3.360)$$

$$T12 = \sqrt{T11 + T8} \quad (3.361)$$

$$qb_acc_s = -T9 + T12 \cdot Vtm \quad (3.362)$$

end else

If $T10 < -10^{-15}$ then

$$e0 = -(T2 - T10) - T9 \cdot T7 \quad (3.363)$$

$$e1 = 1.0 + T9 \cdot 0.5 \cdot \frac{T6}{T7} \quad (3.364)$$

$$T8 = T10 - \frac{e0}{e1} \quad (3.365)$$

$$T12 = T9 \cdot \sqrt{\exp(-T8) + T8 - 1.0} \quad (3.366)$$

end else

$$T12 = 0.0 \quad (3.367)$$

$$T8 = 0.0 \quad (3.368)$$

end

$$qb_acc_s = T12 \cdot Vtm \quad (3.369)$$

end

$$qi_acc_for_QM = T9 \cdot \exp\left(\frac{-T8}{2}\right) \cdot Vtm \quad (3.370)$$

$$qb_acc_d = qb_acc_s \quad (3.371)$$

$$psipclamp = 0.5 \cdot (T8 + 1.0 + \sqrt{(T8 - 1.0) \cdot (T8 - 1.0) + 0.25 \cdot 2.0 \cdot 2.0}) \quad (3.372)$$

$$sqrtpsiip = \sqrt{psiclamp} \quad (3.373)$$

$$nq = 1.0 + \frac{T9}{sqrtpsiip} \quad (3.374)$$

3.11 Output Conductance

3.11.1 Channel Length Modulation

$$\frac{1}{C_{clm}} = \begin{cases} PCLM_i + PCLMG_i \cdot q_{ia} & \text{for } PCLMG_i \geq 0 \\ \frac{1}{\frac{1}{PCLM_i} - PCLMG_i \cdot q_{ia}} & \text{for } PCLMG_i < 0 \end{cases} \quad (3.375)$$

$$M_{clm} = 1 + \frac{1}{C_{clm}} \ln \left[1 + \frac{V_{ds} - V_{dseff}}{V_{dsat} + E_{satL}} \cdot C_{clm} \right] \quad (3.376)$$

3.11.2 Output Conductance due to DIBL

$$PVAGfactor = \begin{cases} 1 + PVAG_i \cdot \frac{q_{ia}}{E_{sat}L_{eff}} & \text{for } PVAG_i > 0 \\ \frac{1}{1 - PVAG_i \cdot \frac{q_{ia}}{E_{sat}L_{eff}}} & \text{for } PVAG_i \leq 0 \end{cases} \quad (3.377)$$

$$\theta_{rout} = \frac{0.5 \cdot PDIBL1_a}{\cosh \left(DROUT_i \cdot \frac{L_{eff}}{\lambda} \right) - 1} + PDIBL2_i \quad (3.378)$$

$$V_{ADIBL} = \frac{q_{ia} + 2kT/q}{\theta_{rout}} \cdot \left(1 - \frac{V_{dsat}}{V_{dsat} + q_{ia} + 2kT/q} \right) \cdot PVAGfactor \quad (3.379)$$

$$M_{oc} = \left(1 + \frac{V_{ds} - V_{dseff}}{V_{ADIBL}} \right) \cdot M_{clm} \quad (3.380)$$

M_{oc} is multiplied to I_{ds} in the final drain current expression.

3.12 Velocity Saturation

3.12.1 Current Degradation Due to Velocity Saturation

The following formulation models the current degradation factor due to velocity saturation in the linear region. It is adopted from the BSIM5 model [7, 8].

$$E_{sat1} = \frac{2 \cdot VSAT1_a \cdot D_{mob}}{\mu_0(T)} \quad (3.381)$$

$$\delta_{vsat} = DELTAVSAT_i \quad (3.382)$$

$$D_{vsat} = \frac{1 + \left(\delta_{vsat} + \left(\frac{\Delta q_i}{E_{sat1}L_{eff}} \right)^{PSAT(L)} \right)^{\frac{1}{PSAT(L)}}}{1 + (\delta_{vsat})^{\frac{1}{PSAT(L)}}} + \frac{1}{2} \cdot PTWG_a \cdot q_{ia} \cdot \Delta q_i^2 \quad (3.383)$$

3.12.2 Non-Saturation Effect

Some devices do not exhibit prominent or abrupt velocity saturation. The parameters A1 and A2 are used to tune this non-saturation effect to better the $I_{d,sat}$ or $g_{m,sat}$ fitting.

$$T0 = \max \left[\left(A1(T) + \frac{A2(T)}{q_{ia} + 2.0 \cdot \frac{nKT}{q}} \right) \cdot \Delta q_i^2, -1 \right] \quad (3.384)$$

$$N_{sat} = \frac{1 + \sqrt{1 + T0}}{2} \quad (3.385)$$

$$D_{vsat} = D_{vsat} \cdot N_{sat} \quad (3.386)$$

3.13 Drain Current Model

$$\eta_{iv} = \frac{q_0}{q_0 + q_{ia}} \quad (3.387)$$

$$T2 = (2 - \eta_{iv}) \cdot \frac{nKT}{q} \quad (3.388)$$

$$\frac{i_{ds0}}{\Delta q_i} = T1 + T2 \quad (3.389)$$

$$i_{ds0} = \frac{i_{ds0}}{\Delta q_i} \cdot \Delta q_i \quad (3.390)$$

$$I_{ds} = IDS0MULT \cdot \mu_0(T) \cdot C_{ox} \cdot \frac{W_{eff}}{L_{eff}} \cdot i_{ds0} \cdot \frac{M_{oc}M_{ob}M_{nud}}{D_{mob} \cdot D_r \cdot D_{vsat}} \times NFIN_{total} \quad (3.391)$$

3.14 Intrinsic Capacitance Model

In BSIM-CMG both the intrinsic capacitances and parasitic capacitances are modeled. In this section we describe the formulation of intrinsic capacitances. The formulation of parasitic capacitances will be described in section 3.15

To ensure charge conservation, terminal charges instead of branch capacitances are used as state variables. The terminal charges Q_g , Q_b , Q_s , and Q_d are the charges associated with the gate, bulk, source, and drain terminals, respectively. Please refer to [9] for details of the terminal charge derivation.

3.14.1 Mobility

$$\eta_{cv} = \begin{cases} \frac{1}{2} & \text{for NMOS} \\ \frac{1}{3} & \text{for PMOS} \end{cases} \quad (3.392)$$

$$E_{effa,cv} = 10^{-8} \cdot \left(\frac{q_{ba} + \eta_{cv} \cdot q_{ia}}{\epsilon_{ratio} \cdot EOT} \right) \quad (3.393)$$

$$D_{mob,cv} = 1 + UA(T) \cdot (E_{effa,cv})^{EU} + \frac{UD(T)}{\left(\frac{1}{2} \cdot \left(1 + \frac{q_{ia}}{q_{ba}} \right) \right)^{UCS(T)}} \quad (3.394)$$

$$D_{mob,CV} = \frac{D_{mob,cv}}{U0MULT} \quad (3.395)$$

3.14.2 Velocity Saturation

$$E_{satCV} = \frac{2 \cdot VSATCV(T) \cdot D_{mob,CV}}{\mu_0(T)} \quad (3.396)$$

$$E_{satCVL} = E_{satCV} L_{effCV} \quad (3.397)$$

$$D_{vsat,CV} = \frac{1 + \left(\delta_{vsatcv} + \left(\frac{\Delta q_i}{E_{satCVL}} \right)^{PSATCV(L)} \right)^{\frac{1}{PSATCV(L)}}}{1 + (\delta_{vsatcv})^{\frac{1}{PSATCV(L)}}} \quad (3.398)$$

3.14.3 Channel Length Modulation

Channel length modulation causes an effective reduction of the intrinsic capacitance at high drain bias. This reduction factor is modeled by $M_{clm,CV}$:

$$M_{clm,CV} = 1 + \frac{1}{PCLMCV} \ln \left[1 + \frac{V_{ds} - V_{dseff}}{V_{dsat} + E_{satCVL}} \cdot PCLMCV \right] \quad (3.399)$$

3.14.4 Accumulation Charge

Note: This section is still subject to verification and may be changed or removed in future versions.
 The calculation for accumulation region charge are performed if BULKMOD is set to 1, i.e. for a bulk-substrate device only. This introduces a computational effort equal to the calculation of surface potential on the source side. For calculation of accumulation region charge, the device is treated as intrinsically doped i.e. $NBODY_i=n_i$. However additional flexibility is introduced through a separate effective oxide thickness (EO-TACC) and a separate Flatband voltage value (through DELVFBACC) for the accumulation side calculations. Full bias-dependent calculations are carried out to evaluate accumulation charge.

3.14.5 Surface Potential Evaluation

For $GEMOD \neq 3$, the simplified surface potential calculation is used with $V_{gsfbeff,acc}$, $F_{1,acc}$ and $r1_{acc}$ calculated above together with $r2 = 0$, $V_{ch} = 0$. Then the normalized charge is evaluated the following way...

$$q_{i,acc} = V_{gsfbeff,acc} - \frac{2kT}{q} [\ln(\beta) - \ln(\cos(\beta)) + F_{1,acc}] \quad (3.400)$$

Similarly for $GEMOD = 3$, the surface potential calculations are performed with $V_{gsfbeff,acc}$ and $r1_{acc}$, with $r2$ and V_{ch} both set to 0. The normalized charge in this case is give by,

$$q_{i,acc} = q_{0,acc} \cdot g \quad (3.401)$$

It may be noted here that $q_{i,acc} = 0$ if $BULKMOD = 0$.

3.14.6 Terminal Charges

$$T11 = \frac{(2.0 \cdot qia + nVtm)}{DvsatCV} \quad (3.402)$$

$$qg = qia + \frac{dq_i \cdot dq_i}{6 \cdot T11} \quad (3.403)$$

$$qd = 0.5 \cdot (qia - (\frac{dq_i}{6.0}) \cdot (1.0 - (\frac{dq_i}{T11}) \cdot (1 + \frac{dq_i}{(5 \cdot T11)}))) \quad (3.404)$$

$$inv_MclmCV = \frac{1.0}{M_{clm,CV}} \quad (3.405)$$

$$qg = inv_MclmCV \cdot qg + (M_{clm,CV} - 1.0) \cdot qid \quad (3.406)$$

$$qd = inv_MclmCV \cdot inv_MclmCV \cdot qd + 0.5 \cdot (M_{clm,CV} - inv_MclmCV) \cdot qid \quad (3.407)$$

$$qs = -qg - qd \quad (3.408)$$

$$T6 = NFIN_{total} \cdot WeffCV \cdot LeffCV \cdot coxeff \quad (3.409)$$

$$qg = T6 \cdot qg \quad (3.410)$$

$$qd = T6 \cdot qd \quad (3.411)$$

$$qs = T6 \cdot qs \quad (3.412)$$

$$qinv = qg \quad (3.413)$$

If $BULKMOD \neq 0$ then

$$T1 = NFIN_{total} \cdot W_{eff}CV \cdot L_{eff}CV_acc \cdot cox_acc \quad (3.414)$$

$$T7 = q_i_acc_for_QM \quad (3.415)$$

$$T10 = T7 \cdot T1 \quad (3.416)$$

$$qg_acc = -T10 \quad (3.417)$$

$$qb_acc = T10 \quad (3.418)$$

$$T1 = NFIN_{total} \cdot W_{eff}CV \cdot L_{eff}CV \cdot cox \quad (3.419)$$

$$T2 = qb_acc_s - q_i_acc_for_QM \quad (3.420)$$

$$T10 = T1 \cdot T2 \quad (3.421)$$

$$qg_acc = qg_acc - T10 \quad (3.422)$$

$$qb_acc = qb_acc + T10 \quad (3.423)$$

$$T1 = NFIN_{total} \cdot W_{eff}CV \cdot L_{eff}CV \cdot cox \quad (3.424)$$

$$T2 = (nq - 1.0) \cdot 0.5 \cdot (qia + \frac{dq_i \cdot dq_i}{6 \cdot T11}) \quad (3.425)$$

$$T10 = T1 \cdot T2 \quad (3.426)$$

$$qg_acc = qg_acc - T10 \quad (3.427)$$

$$qb_acc = qb_acc + T10 \quad (3.428)$$

$$Q_{g,intrinsic} = NFIN_{total} \cdot C_{ox,eff} \cdot W_{eff,CV} \cdot L_{eff,CV} \cdot (q_g) \quad (3.429)$$

$$Q_{d,intrinsic} = NFIN_{total} \cdot C_{ox,eff} \cdot W_{eff,CV} \cdot L_{eff,CV} \cdot (-q_d) \quad (3.430)$$

$$Q_{b,intrinsic} = NFIN_{total} \cdot C_{ox} \cdot W_{eff,CV} \cdot L_{eff,CV} \cdot (-q_b) \quad (3.431)$$

$$Q_{s,intrinsic} = -Q_{g,intrinsic} - Q_{d,intrinsic} - Q_{b,intrinsic} \quad (3.432)$$

$$Q_{g,acc} = NFIN_{total} \cdot C_{ox,acc} \cdot W_{eff,CV0} \cdot L_{eff,CV,acc} \cdot (-q_{i,acc}) \quad (3.433)$$

$$Q_{b,acc} = NFIN_{total} \cdot C_{ox,acc} \cdot W_{eff,CV0} \cdot L_{eff,CV,acc} \cdot (-q_{i,acc}) \quad (3.434)$$

3.15 Parasitic resistances and capacitance models

In this section we will describe the models for parasitic resistances and capacitances in BSIM-CMG.

BSIM-CMG models the parasitic source/drain resistance in two components: a bias dependent extension resistance and a bias independent diffusion resistance. Parasitic gate resistance is modeled as well.

The parasitic capacitance model in BSIM-CMG includes a bias-independent fringe capacitance, a bias-dependent overlap capacitance, and substrate capacitances. In the case of MuGFETs on SOI, the substrate capacitances are from source/drain/gate to the substrate through the buried oxide. For MuGFETs on bulk substrate, an additional junction capacitor is modeled, which we will describe along with the junction current model in section 3.20.

3.15.1 Parasitic Resistance Model

The total parasitic resistance at the source/drain terminal consists of two parts: (a) Bias independent and (b) Bias dependent. BSIM-CMG offers three different options to model parasitic resistance with variations on the way the bias dependent and bias independent parts of the parasitic resistance are handled, . These options can be exercised by the switch *RDSMOD* as described below:

(a)RDSMOD=0: Bias dependent part of parasitic resistance is internal to the model, while bias independent part is external to the model. Additional nodes are created. This is same as BSIM3 model.

(b)RDSMOD=1: Both bias dependent and bias independent parts of parasitic resistances are external to the model. The bias-dependent extension resistance model is adopted from BSIM4 [10]. Similar to BSIM4, this option in BSIM-CMG allow the source extension resistance $R_s(V)$ and the drain extension resistance $R_d(V)$ to be external and asymmetric (i.e. $R_s(V)$ and $R_d(V)$ can be connected between the external and internal source and drain nodes, respectively; furthermore, $R_s(V)$ does not have to be equal to $R_d(V)$). This feature makes accurate RF CMOS simulation possible.

(c)RDSMOD=2: Both bias dependent and bias independent parts of parasitic resistances are internal to the model. This option assumes symmetric source/drain resistances. No additional nodes are created in this option.

The expressions for source/drain series resistances are as follows:

RDSMOD = 0 (Internal bias dependent, external bias independent)

$$R_{source} = R_{s,geo} \quad (3.435)$$

$$R_{drain} = R_{d,geo} \quad (3.436)$$

$$R_{ds} = \frac{1}{NFIN_{total} \times W_{eff} 0^{WR_i}} \cdot \left(RDSWMIN(T) + \frac{RDSW(T)}{1 + PRWGS_i \cdot q_{ia}} \right) \quad (3.437)$$

$$D_r = 1.0 + NFIN_{total} \times \mu_0(T) \cdot C_{ox} \cdot \frac{W_{eff}}{L_{eff}} \cdot \frac{i_{ds0}}{\Delta q_i} \cdot \frac{R_{ds}}{D_{vsat} \cdot D_{mob}}$$

D_r goes into the denominator of the final I_{ds} expression.

RDSMOD = 1 (External)

$$V_{gs,eff} = \frac{1}{2} \left[V_{gs} - V_{fbsd} + \sqrt{(V_{gs} - V_{fbsd})^2 + 0.1} \right] \quad (3.438)$$

$$V_{gd,eff} = \frac{1}{2} \left[V_{gd} - V_{fbsd} + \sqrt{(V_{gd} - V_{fbsd})^2 + 0.1} \right] \quad (3.439)$$

$$V_{si,s,eff} = \sqrt{V(si, s)^2 + 1.0E - 6} \quad (3.440)$$

$$R_{sw} = \frac{RSW(T) \cdot (1 + RSDR_a \cdot V_{si,s,eff}^{PRSDR})}{1 + PRWGS_i \cdot V_{gs,eff}} \quad (3.441)$$

$$R_{source} = \frac{1}{Weff0^{WR_i} \cdot NFIN_{total}} \cdot (RSWMIN(T) + R_{sw}) + R_{s,geo} \quad (3.442)$$

$$V_{di,d,eff} = \sqrt{V(di, d)^2 + 1.0E - 6} \quad (3.443)$$

$$R_{dw} = \frac{RDW(T) \cdot (1 + RDDR_a \cdot V_{di,d,eff}^{PRDDR})}{1 + PRWGDi \cdot V_{gd,eff}} \quad (3.444)$$

$$R_{drain} = \frac{1}{Weff0^{WR_i} \cdot NFIN_{total}} \cdot (RDWMIN(T) + R_{dw}) + R_{d,geo} \quad (3.445)$$

$$D_r = 1.0 \quad (3.446)$$

RDSMOD = 2 (Internal bias independent and bias dependent)

$$R_{source} = 0.0 \quad (3.447)$$

$$R_{drain} = 0.0 \quad (3.448)$$

$$R_{ds} = R_{s,geo} + R_{d,geo} + \frac{1}{NFIN_{total} \times Weff0^{WR_i}} \cdot \left(RDSWMIN(T) + \frac{RDSW(T)}{1 + PRWGS_i \cdot q_{ia}} \right) \quad (3.449)$$

$$D_r = 1.0 + NFIN_{total} \times \mu_0(T) \cdot C_{ox} \cdot \frac{Weff}{L_{eff}} \cdot \frac{i_{ds0}}{\Delta q_i} \cdot \frac{R_{ds}}{D_{vsat} \cdot D_{mob}}$$

$R_{s,geo}$ and $R_{d,geo}$ are the source and drain diffusion resistances, which we will describe as follows.

3.15.2 Diffusion resistance

BSIM-CMG offers two models for the source/drain diffusion resistance, selected by a parameter *RGEOMOD*.

3.15.2.1 Sheet resistance model

If *RGEOMOD* = 0, the resistance will be simply calculated as the sheet resistance (*RSHS*,*RSHD*) times the




Figure 1: Cross section of a raised source/drain double-gate FinFET and symbol definition

number of squares (NRS, NRD):

$RGEOMOD = 0$ (sheet resistance model)

$$R_{s,geo} = NRS \cdot RSHS \quad (3.450)$$

$$R_{d,geo} = NRD \cdot RSHD \quad (3.451)$$

3.15.2.2 Diffusion resistance model for variability modeling

If $RGEOMOD = 1$, a diffusion resistance model for variability modeling will be invoked. The physically-derived model captures the complex dependences of resistance on the geometry of FinFETs.

$RGEOMOD = 1$ is derived based on the FinFET structure (single-fin or multi-fin with merged source/drain). Figure 1 shows the cross section of a double-gate FinFET with raised source/drain (RSD) along the source-drain direction. L_g (gate length) and $TOXP$ (physical oxide thickness, not shown in Fig. 1) are calculated in section 3.1. A hard mask with thickness $TMASK$ often exists on top of the fin. If $TMASK = 0$, the model will assume there is no hard mask and the dielectric thickness on top of the fin is $TOXP$ (triple-gate FinFET). In the figure, LSP is the spacer thickness, $LRSD$ is the length of the raised source/drain, $HFIN$ is the fin height, $TGATE$ is the gate height, and $HEPI$ is the height of the epitaxial silicon above the fin. These parameters are specified by the user.

The resistivity of the raised source/drain can be specified with the parameter *RHORSD*. If *RHORSD* is not given the resistivity is calculated using the following expressions [11]:

$$\mu_{MAX} = \begin{cases} 1417 & \text{for NMOS} \\ 470.5 & \text{for PMOS} \end{cases} \quad (3.452)$$

$$\mu_{rsd} = \begin{cases} 52.2 + \frac{\mu_{MAX}-52.2}{1+\left(\frac{NSD}{9.68\times 10^{22}m^{-3}}\right)^{0.680}} - \frac{43.4}{1+\left(\frac{3.41\times 10^{26}m^{-3}}{NSD}\right)^{2.0}} cm^2/V-s & \text{for NMOS} \\ 44.9 + \frac{\mu_{MAX}-44.9}{1+\left(\frac{NSD}{2.23\times 10^{23}m^{-3}}\right)^{0.719}} - \frac{29.0}{1+\left(\frac{6.10\times 10^{26}m^{-3}}{NSD}\right)^{2.0}} cm^2/V-s & \text{for PMOS} \end{cases} \quad (3.453)$$

$$\rho_{RSD} = \frac{1}{q NSD \mu_{RSR}} \quad (3.454)$$

where *NSD* is the active doping concentration of the raised source/drain.

The diffusion resistance includes two components: the spreading resistance due to current spreading from the extension region into the raised source/drain (R_{sp}) and the resistance of the raised source/drain region (R_{con}).

The spreading resistance, R_{sp} is derived by assuming the current spreads at a constant angle θ_{RSP} in the raised source/drain. Comparison with numerical simulation shows that θ_{RSP} is around 55 degrees. The spreading resistance is given as a function of the cross sectional area of the raised source/drain (A_{rsd}) and the effective fin area (A_{fin}):

$$R_{sp} = \frac{\rho_{RSD} \cdot \cot(\theta_{rsp})}{\sqrt{\pi} \cdot NFIN} \cdot \left[\frac{1}{\sqrt{A_{fin}}} - \frac{2}{\sqrt{A_{rsd}}} + \sqrt{\frac{A_{fin}}{A_{rsd}^2}} \right] \quad (3.455)$$

A_{fin} is given by

$$A_{fin} = \begin{cases} HFIN \times TFIN & \text{for } HEPI \geq 0 \\ (HFIN + HEPI) \times TFIN & \text{for } HEPI < 0 \end{cases} \quad (3.456)$$

Here $HEPI < 0$ is the case where silicidation removes part of the silicon, forming a recessed source/drain (Fig. 2).

The raised source drain cross sectional area (A_{rsd}) is given by

$$A_{rsd} = \begin{cases} FPITCH \cdot HFIN + \left[TFIN + (FPITCH - TFIN) \cdot CRATIO \right] \cdot HEPI & \text{for } HEPI \geq 0 \\ FPITCH \cdot (HFIN + HEPI) & \text{for } HEPI < 0 \end{cases} \quad (3.457)$$

In the above formula, we have assumed a rectangular geometry for negative $HEPI$ (Fig. 2) and the cross sectional area is simply the fin pitch times the final height of the source/drain. For positive $HEPI$, we have



Figure 2: Lithography-defined FinFET with a smaller source/drain height compared to the fin height (silicide not shown).




Figure 3: FinFET with non-rectangular epi and top silicide

considered a RSD formed by selective epitaxial growth, in which case the RSD may not be rectangular (e.g. Fig. 3). In calculating the cross sectional area, we take into account the non-rectangular corner through the parameter *CRATIO*. *CRATIO* is defined as the ratio of corner area filled with silicon to the total corner area. In the example given in Fig. 4, *CRATIO* is 0.5.

The calculation of the contact resistance (R_{con}) is based on the transmission line model [12]. R_{con} is expressed as a function of the total area ($A_{rsd,total}$) and the total perimeter ($P_{rsd,total}$):

$$R_{rsd,TML} = \frac{\rho_{RSR} \cdot l_t}{A_{rsd,total}} \cdot \frac{\cosh(\alpha) + \eta \cdot \sinh(\alpha)}{\sinh(\alpha) + \cosh(\alpha)} \quad (3.458)$$

$$\alpha = \frac{LRSD}{l_t} \quad (3.459)$$

$$l_t = \sqrt{\frac{RHOC \cdot A_{rsd,total}}{\rho_{RSR} \cdot P_{rsd,total}}} \quad (3.460)$$




Figure 4: 2-D cross section of a FinFET with non-rectangular epi and top silicide

where $RHOC$ is the contact resistivity at the silicide/silicon interface.

The total area and perimeter are given by

$$A_{rsd,total} = A_{rsd} \times NFIN + ARSDEND \quad (3.461)$$

$$P_{rsd,total} = (FPITCH + DELTAPRSD) \times NFIN + PRSDEND \quad (3.462)$$

$DELTAPRSD$ is the per-fin increase in perimeter due to non-rectangular raised source/drains. $ARSDEND$ and $PRSDEND$ are introduced to model the additional cross-sectional area and the additional perimeter, respectively, at the two ends of a multi-fin FinFET.

$SDTERM = 1$ indicates the source/drain are terminated with silicide (Fig. 5), while $SDTERM = 0$ indicates they are not. η is given by

$$\eta = \begin{cases} \frac{\rho_{RSR} \cdot l_t}{RHOC} & SDTERM = 1 \\ 0.0 & SDTERM = 0 \end{cases} \quad (3.463)$$

In the case of the recessed source/drain, a side component of the contact resistance must be modeled as well. It is given by

$$R_{rsd,side} = \frac{RHOC}{NFIN \cdot (-HEPI) \cdot TFIN} \quad (3.464)$$




Figure 5: FinFET with a non-rectangular epi and silicide on top and two ends.

Finally, the total diffusion resistance is given by

$$R_{s,geo} = R_{d,geo} = \frac{R_{rsd}}{NF} \cdot \left[RGEOA + RGEOB \times TFIN + RGEOC \times FPITCH + RGEOD \times LRSD + RGEOE \times HEPI \right] \quad (3.465)$$

where

$$R_{rsd} = \begin{cases} R_{rsd,TML} + R_{sp} & \text{for } HEPI \geq 0 \\ \frac{(R_{rsd,TML} + R_{sp}) \times R_{rsd,side}}{(R_{rsd,TML} + R_{sp}) + R_{rsd,side}} & \text{for } HEPI < 0 \end{cases} \quad (3.466)$$

Fitting parameters RGEOA, RGEOB, RGEOC, RGEOD and RGEOE are introduced for fitting flexibility.

3.15.3 Gate electrode resistance model

The gate electrode resistance model can be switched on by setting $RGATEMOD = 1$. This introduces an internal node "ge". The gate electrode resistor (R_{geltl}) is placed between the external "g" node and the internal "ge" node.

The gate electrode resistance model takes into account the number of gate contacts, $NGCON$. $NGCON = 1$ indicates single-sided contact; $NGCON = 2$ indicates double-sided contact. R_{geltl} is given by

$$R_{geltl} = \begin{cases} \frac{RGEXT + RGFIN \cdot NFIN / 3}{NF} & \text{for } NGCON = 1 \\ \frac{RGEXT / 2 + RGFIN \cdot NFIN / 12}{NF} & \text{for } NGCON = 2 \end{cases} \quad (3.467)$$

3.15.4 Bias-dependent overlap capacitance model

An accurate overlap capacitance model is essential. This is especially true for the drain side where the effect of the capacitance is amplified by the transistor gain. The overlap capacitance changes with gate to source and gate to drain biases. In LDD MOSFETs a substantial portion of the LDD region can be depleted, both in the vertical and lateral directions. This can lead to a large reduction of the overlap capacitance. This LDD region can be in accumulation or depletion. We use a single equation for both regions by using such smoothing parameters as $V_{gs,overlap}$ and $V_{gd,overlap}$ for the source and drain side, respectively. Unlike the case with the intrinsic capacitance, the overlap capacitances are reciprocal. In other words, $C_{gs,overlap} = C_{sg,overlap}$ and $C_{gd,overlap} = C_{dg,overlap}$. The bias-dependent overlap capacitance model in BSIM-CMG is adopted from BSIM4 [10] for $CGEOMOD = 0$ and $CGEOMOD = 2$.

The overlap charge is given by:

$$\frac{Q_{gs,ov}}{NFIN_{total} \cdot W_{eff}CV} = CGSO \cdot V_{gs} + CGSL \cdot \left[V_{gs} - V_{fbsd} - V_{gs,overlap} - \frac{CKAPPAS}{2} \left(\sqrt{1 - \frac{4V_{gs,overlap}}{CKAPPAS}} - 1 \right) \right] \quad (3.468)$$

$$\frac{Q_{gd,ov}}{NFIN_{total} \cdot W_{eff}CV} = CGDO \cdot V_{gd} + CGDL \cdot \left[V_{gd} - V_{fbsd} - V_{gd,overlap} - \frac{CKAPPAD}{2} \left(\sqrt{1 - \frac{4V_{gd,overlap}}{CKAPPAD}} - 1 \right) \right] \quad (3.469)$$

$$V_{gs,overlap} = \frac{1}{2} \left[V_{gs} - V_{fbsd} + \delta_1 - \sqrt{(V_{gs} - V_{fbsd} + \delta_1)^2 + 4\delta_1} \right] \quad (3.470)$$

$$V_{gd,overlap} = \frac{1}{2} \left[V_{gd} - V_{fbsd} + \delta_1 - \sqrt{(V_{gd} - V_{fbsd} + \delta_1)^2 + 4\delta_1} \right] \quad (3.471)$$

$$\delta_1 = 0.02V \quad (3.472)$$

For $CGEOMOD = 1$, the overlap capacitors are bias-independent, as we will discuss in the end of this section.

3.15.5 Substrate parasitics

In multi-gate devices such as the FinFET, there is capacitive coupling from the source/drain to the substrate through the buried oxide. This component is modeled in BSIM-CMG and is given by:

$$C_{sbox} = C_{box} \cdot ASEO + C_{box,sw} \cdot (PSEO - FPITCH * NFIN_{total}) \quad (3.473)$$

$$C_{dbox} = C_{box} \cdot ADEO + C_{box,sw} \cdot (PDEO - FPITCH * NFIN_{total}) \quad (3.474)$$

where the side component per width is [13]

$$C_{box,sw} = CSDESW \cdot \ln \left(1 + \frac{HFIN}{EOTBOX} \right) \quad (3.475)$$




Figure 6: Illustration of the direct gate to substrate overlap region in the FinFET.

There is also direct capacitive coupling from the gate to the substrate in FinFETs (Fig. 6). Following BSIM4[10] this component is given by

$$C_{ge,overlap} = (CGBO \cdot NF \cdot NGCON + CGBN \cdot NFIN_{total}) \cdot (L + XL) \quad (3.476)$$

C_{sbox} , C_{dbox} and $C_{ge,overlap}$ are all linear capacitors.

3.15.6 Fringe capacitances and capacitance model selectors

The fringing capacitance consists of a bias-independent outer fringing capacitance and a bias-dependent inner fringing capacitance. Only the bias-independent outer fringing capacitance is modeled.

BSIM-CMG offers 3 models for the outer fringe capacitance, selected by *CGEOMOD*:

- I. For $\underline{CGEOMOD} = 0$, the fringe and overlap capacitances are proportional to the number of fins and the effective width. The fringe capacitance is given by:

$$\underline{CGEOMOD} = 0$$

$$C_{gs,fr} = NFIN_{total} \cdot W_{eff,CV0} \cdot CFS_i \quad (3.477)$$

$$C_{gd,fr} = NFIN_{total} \cdot W_{eff,CV0} \cdot CFD_i \quad (3.478)$$

Fig. 7 illustrates the parasitic resistance and capacitance network used for *CGEOMOD* = 0.




Figure 7: R-C network for CGEOMOD=0, NQSMOD=1, and RGATEMOD=1. If NQSMOD or RGATEMOD is 0, then the corresponding resistances become 0 and the nodes collapse.

II. In some multi-gate applications the parasitic capacitances are not directly proportional to the width of the device. BSIM-CMG offers *CGEOMOD = 1* so that the fringe and overlap capacitance values can be directly specified without assuming any width dependencies. The simple expressions for fringe and overlap capacitances in *CGEOMOD = 1* are:

CGEOMOD = 1

$$C_{gs,ov} = COVS_i \quad (3.479)$$

$$C_{gd,ov} = COVD_i \quad (3.480)$$

$$C_{gs,fr} = CGSP \quad (3.481)$$

$$C_{gd,fr} = CGDP \quad (3.482)$$

NOTE) The switch CGEO1SW can be used to enable the parameters *COVS*, *COVD*, *CGSP*, and *CGDP* to be in F per fin, per gate-finger, per unit channel width.

The parasitic resistance and capacitance network for *CGEOMOD = 1* is illustrated in Fig. 8.

III. If *CGEOMOD = 2*, an outer fringe capacitance model for variability modeling which address the complex dependencies on the FinFET geometry will be invoked. *RGEOMOD = 1* and *CGEOMOD = 2* share the same set of input parameters and can be used at the same time. Both models are derived based on the FinFET structure (single-fin or multi-fin with merged source/drain).

In *CGEOMOD = 2* the fringe capacitance is partitioned into a top component, a corner component and a side component (Fig. 9). The top and side components are calculated based on a 2-D fringe capacitance model, which has been derived and calibrated to numerical simulation in [14]. The corner component is calculated




Figure 8: R-C network for CGEOMOD=1, NQSMOD=1, and RGATEMOD=1. If NQSMOD or RGATEMOD is 0, then the corresponding resistances become 0 and the nodes collapse.

based on the formula of parallel plate capacitors.

$$C_{fr,top} = C_{fringe,2D}(H_g, H_{rsd}, LRSD) \times TFIN \times NFIN \quad (3.483)$$

$$C_{fr,side} = 2 \times C_{fringe,2D}(W_g, T_{rsd}, LRSD) \times HFIN \times NFIN \quad (3.484)$$

$$C_{corner} = \frac{\epsilon_{sp}}{LSP} \cdot [A_{corner} \times NFIN + ARSDEND + ASILIEND] \quad (3.485)$$

where

$$H_g = TGATE + TMASK \quad (3.486)$$

$$T_{rsd} = \frac{1}{2}(FPITCH - TFIN) \quad (3.487)$$

$$W_g = T_{rsd} - TOXP \quad (3.488)$$

$$H_{rsd} = HEPI + TSILI \quad (3.489)$$

ARSDEND and ASILIEND are the additional area of silicon and silicide, respectively, at the two ends of a multi-fin FinFET.

The three components are summed up to give the total fringe capacitance. Several fitting parameters are added to aid fitting. The final expression is:

$$\underline{CGEOMOD = 2}$$

$$C_{fr,geo} = (C_{corner} + C_{fr,top} + CGEOE \cdot C_{fr,side}) \times NF \times [CGEOA + CGEOB \cdot TFIN + CGEOC \cdot FPITCH + CGEOD \cdot LRSD] \quad (3.490)$$




Figure 9: Illustration of top, corner and side components of the outer fringe capacitance

For the case of $TMASK > 0$ the fringe capacitances are calculated a little differently, since the 2D model is valid only for a thin T_{ox} . C_{corner} is set to 0. $C_{fr,top}$ is proportional to $FPITCH$ and is given by

$$C_{fr,top} = \left\{ 3.467 \times 10^{-11} \cdot \ln \left(\frac{EPSRSP \cdot 10^{-7}}{3.9 \cdot LSP} \right) + 0.942 \cdot H_{rsd} \cdot \frac{\epsilon_{sp}}{LSP} \right\} \cdot ([TFIN + (FPITCH - TFIN) \cdot CRATIO] \cdot NFIN) \quad (3.491)$$

The R-C network has the same topology as $CGEOMOD = 0$.

And finally,

$$\underline{CGEOMOD = 0/1/2}$$

$$C_{ds,fr} = CDSP$$

3.16 Impact Ionization and GIDL/GISL Model

3.16.1 Impact Ionization Current

I_{ii} can be switched off by setting $IIMOD = 0$

Case: $IIMOD = 1$ (3.492)

$$I_{ii} = \frac{ALPHA0(T) + ALPHA1(T) \cdot L_{eff}}{L_{eff}} (V_{ds} - V_{dseff}) \cdot e^{\frac{BETA0(T)}{V_{ds} - V_{dseff}}} \cdot I_{ds} \quad (3.493)$$

Case: $IIMOD = 2$

$$I_{ii} = \frac{ALPHAI0(T) + ALPHAI1(T) \cdot L_{eff}}{L_{eff}} \cdot I_{ds} \cdot \exp\left(\frac{V_{diff}}{BETAII2_i + BETAII1_i V_{diff} + BETAII0_i V_{diff}^2}\right) \quad (3.494)$$

$$V_{diff} = V_{ds} - V_{dsatii} \quad (3.495)$$

$$V_{dsatii} = V_{gsStep} \cdot \left(1 - \frac{LII_i}{L_{eff}}\right) \quad (3.496)$$

$$V_{gsStep} = \left(\frac{ESATII_i L_{eff}}{1 + ESATII_i L_{eff}}\right) \left(\frac{1}{1 + SII1_i V_{gsfbeff}} + SII2_i\right) \left(\frac{SII0(T) \cdot V_{gsfbeff}}{1 + SIID_i V_{ds}}\right) \quad (3.497)$$

3.16.2 Gate-Induced-Drain/Source-Leakage Current

GIDL/GISL are calculated only for $GIDLMOD = 1$

$$T0 = AGIDL_i \cdot W_{eff0} \cdot \left(\frac{V_{ds} - V_{gs} - EGIDL_i + V_{fbsd}}{\epsilon_{ratio} \cdot EOT} \right)^{PGIDL_i} \times \exp \left(-\frac{\epsilon_{ratio} \cdot EOT \cdot BGIDL(T)}{V_{ds} - V_{gs} - EGIDL_i + V_{fbsd}} \right) \times NFIN_{total} \quad (3.498)$$

$$I_{gidl} = \begin{cases} T0 \cdot \frac{V_{de}^3}{CGIDL_i + V_{de}^3} & \text{for } BULKMOD = 1 \\ T0 \cdot V_{ds} & \text{for } BULKMOD = 0 \end{cases} \quad (3.499)$$

$$T1 = AGISL_i \cdot W_{eff0} \cdot \left(\frac{-V_{ds} - V_{gd} - EGISL_i + V_{fbsd}}{\epsilon_{ratio} \cdot EOT} \right)^{PGISL_i} \times \exp \left(-\frac{\epsilon_{ratio} \cdot EOT \cdot BGISL(T)}{-V_{ds} - V_{gd} - EGISL_i + V_{fbsd}} \right) \times NFIN_{total} \quad (3.500)$$

$$I_{gisl} = \begin{cases} T1 \cdot \frac{V_{se}^3}{CGISL_i + V_{se}^3} & \text{for } BULKMOD = 1 \\ T1 \cdot V_{sd} & \text{for } BULKMOD = 0 \end{cases} \quad (3.501)$$

Note) For V_{de} or $V_{se} \leq 0$, GIDL/GISL current is zero.[15], where V_{de} and V_{se} are the drain to channel, source to channel voltages.

3.17 Gate Tunneling Current

$$T_{ox,ratio} = \frac{1}{TOXG^2} \cdot \left(\frac{TOXREF}{TOXG} \right)^{NTOXi} \quad (3.502)$$

3.17.1 Gate to body current

I_{gbinv} and I_{gbacc} calculated only if $IGBMOD = 1$

$$A = 3.75956 \times 10^{-7} \quad (3.503)$$

$$B = 9.82222 \times 10^{11} \quad (3.504)$$

$$V_{aux,igbinv} = NIGBINVi \cdot \frac{kT}{q} \cdot \ln \left(1 + \exp \left(\frac{q_{ia} - EIGBINVi}{NIGBINVi \cdot kT/q} \right) \right) \quad (3.505)$$

$$I_{gbinv} = IGB0MULT \cdot W_{eff0} \cdot L_{eff} \cdot A \cdot T_{ox,ratio} \cdot V_{ge} \cdot V_{aux,igbinv} \cdot Igtemp \cdot NFIN_{total} \times \exp(-B \cdot TOXG \cdot (AIGBINV(T) - BIGBINVi \cdot q_{ia}) \cdot (1 + CIGBINVi \cdot q_{ia})) \quad (3.506)$$

$$A = 4.97232 \times 10^{-7} \quad (3.507)$$

$$B = 7.45669 \times 10^{11} \quad (3.508)$$

$$V_{fbzb} = \Delta\phi - E_g/2 - \phi_B \quad (3.509)$$

$$T0 = V_{fbzb} - V_{ge} \quad (3.510)$$

$$T1 = T0 - 0.02; \quad (3.511)$$

$$V_{aux,igbacc} = NIGBACC_i \cdot \frac{kT}{q} \cdot \ln \left(1 + \exp \left(\frac{T0}{NIGBACC_i \cdot kT/q} \right) \right) \quad (3.512)$$

$$V_{oxacc} = \begin{cases} q_{i,acc} & \text{for BULKMOD=1} \\ 0.5 \cdot [T1 + \sqrt{(T1)^2 - 0.08 \cdot V_{fbzb}}] & \text{for BULKMOD } \neq 1 \text{ and } V_{fbzb} \leq 0 \\ 0.5 \cdot [T1 + \sqrt{(T1)^2 + 0.08 \cdot V_{fbzb}}] & \text{for BULKMOD } \neq 1 \text{ and } V_{fbzb} > 0 \end{cases} \quad (3.513)$$

$$\begin{aligned} I_{gbacc} = & IGB0MULT \cdot W_{eff0} \cdot L_{eff} \cdot A \cdot T_{ox,ratio} \cdot V_{ge} \cdot V_{aux,igbacc} \cdot Igtemp \cdot NFIN_{total} \\ & \times \exp(-B \cdot TOXG \cdot (AIGBACC(T) - BIGBACC_i \cdot V_{oxacc}) \cdot (1 + CIGBACC_i \cdot V_{oxacc})) \end{aligned} \quad (3.514)$$

For BULKMOD=1, I_{gb} simply flows from the gate into the substrate. For BULKMOD=0, I_{gb} mostly flows into the source because the potential barrier for holes is lower at the source, which has a lower potential. To ensure continuity when V_{ds} switches sign, I_{gb} is partitioned into a source component, I_{gbs} and a drain component, I_{gbd} using a partition function:

$$I_{gbs} = (I_{gbinv} + I_{gbacc}) \cdot W_f \quad (3.515)$$

$$I_{gbd} = (I_{gbinv} + I_{gbacc}) \cdot W_r \quad (3.516)$$

W_f and W_r are defined in equations (3.216) and (3.217), respectively.

3.17.2 Gate to channel current

I_{gc} is calculated only for $IGCMOD = 1$

$$A = \begin{cases} 4.97232 \times 10^{-7} & \text{for NMOS} \\ 3.42536 \times 10^{-7} & \text{for PMOS} \end{cases} \quad (3.517)$$

$$B = \begin{cases} 7.45669 \times 10^{11} & \text{for NMOS} \\ 1.16645 \times 10^{12} & \text{for PMOS} \end{cases} \quad (3.518)$$

$$T0 = q_{ia} \cdot (V_{ge} - 0.5 \cdot V_{dsx} + 0.5 \cdot V_{es} + 0.5 \cdot V_{ed}) \quad (3.519)$$

$$I_{gc0} = IGC0MULT \cdot W_{eff0} \cdot L_{eff} \cdot A \cdot T_{ox,ratio} \cdot Igtemp \cdot NFIN_{total} \cdot T0 \times \exp(-B \cdot TOXG \cdot (AIGC(T) - BIGC_i \cdot q_{ia}) \cdot (1 + CIGC_i \cdot q_{ia})) \quad (3.520)$$

$$V_{dseffx} = \sqrt{V_{dseff}^2 + 0.01} - 0.1 \quad (3.521)$$

$$I_{gcs} = I_{gc0} \cdot \frac{PIGCD_i \cdot V_{dseffx} + \exp(PIGCD_i \cdot V_{dseffx}) - 1.0 + 1.0E - 4}{PIGCD_i^2 \cdot V_{dseffx}^2 + 2.0E - 4} \quad (3.522)$$

$$I_{gcd} = I_{gc0} \cdot \frac{1.0 - (PIGCD_i \cdot V_{dseffx} + 1.0) \exp(-PIGCD_i \cdot V_{dseffx}) + 1.0E - 4}{PIGCD_i^2 \cdot V_{dseffx}^2 + 2.0E - 4} \quad (3.523)$$

3.17.3 Gate to source/drain current

I_{gs}, I_{gd} are calculated only for $IGCMOD = 1$

$$A = \begin{cases} 4.97232 \times 10^{-7} & \text{for NMOS} \\ 3.42536 \times 10^{-7} & \text{for PMOS} \end{cases} \quad (3.524)$$

$$B = \begin{cases} 7.45669 \times 10^{11} & \text{for NMOS} \\ 1.16645 \times 10^{12} & \text{for PMOS} \end{cases} \quad (3.525)$$

$$V'_{gs} = \sqrt{(V_{gs} - V_{fbsd})^2 + 10^{-4}} \quad (3.526)$$

$$V'_{gd} = \sqrt{(V_{gd} - V_{fbsd})^2 + 10^{-4}} \quad (3.527)$$

$$i_{gsd,mult} = Igtemp \cdot \frac{W_{eff0} \cdot A}{(TOXG \cdot POXEDGE_i)^2} \cdot \left(\frac{TOXREF}{TOXG \cdot POXEDGE_i} \right)^{NTOX_i} \quad (3.528)$$

$$\begin{aligned} I_{gs} &= i_{gsd,mult} \cdot DLCIGS \cdot V_{gs} \cdot V'_{gs} \cdot NFIN_{total} \\ &\times \exp(-B \cdot TOXG \cdot POXEDGE_i \cdot hypsmooth(AIGS(T) - BIGS_i \cdot V'_{gs}, 1e-6) \cdot (1 + CIGS_i \cdot V'_{gs})) \end{aligned} \quad (3.529)$$

$$\begin{aligned} I_{gd} &= i_{gsd,mult} \cdot DLCIGD \cdot V_{gd} \cdot V'_{gd} \cdot NFIN_{total} \\ &\times \exp(-B \cdot TOXG \cdot POXEDGE_i \cdot hypsmooth(AIGD(T) - BIGD_i \cdot V'_{gd}, 1e-6) \cdot (1 + CIGD_i \cdot V'_{gd})) \end{aligned} \quad (3.530)$$

3.18 Non Quasi-static Models

This version offers three different Non quasi-static (NQS) models. Each of these can be turned on/off using the $NQSMOD$ switch. Setting $NQSMOD = 0$ turns off all NQS models and switches to plain quasi-static calculations.

3.18.1 Gate Resistance Model ($NQSMOD = 1$)

NQS effects for $NQSMOD = 1$ is modeled through an effective intrinsic input resistance, R_{ii} [16, 17]. This would introduce a gate node in between the intrinsic gate and the physical gate electrode resistance (RGATEMOD). This node collapses to the intrinsic gate if the user turns off this model.

$$I_{dovVds} = \mu_0(T)C_{ox}\frac{W_{eff}}{L_{eff}}q_{ia} \cdot \frac{M_{oc}}{D_{vsat}} \quad (3.531)$$

$$\frac{1}{R_{ii}} = NF \cdot NFIN \cdot XRCRG1_i \cdot \left(I_{dovVds} + XRCRG2 \cdot \frac{\mu_{eff}C_{oxe}W_{eff}kT}{qL_{eff}} \right) \quad (3.532)$$




Figure 10: R-C network for calculating deficient charge Q_{def} and the instantaneous charge, Q_{def}/τ is used in place of the quasi-static charges. [18]

3.18.2 Charge Deficit Model ($NQSMOD = 2$)

The charge-deficit model from BSIM4 has been adopted here [10]. Based on a relaxation time approach, the deficient charge (equilibrium quasi-static charge minus the instantaneous channel charge) is kept track through a R-C sub-circuit [18]. An extra node whose voltage is equal to the deficient charge is introduced for this purpose. The instantaneous channel charge that is obtained from the self-consistent solution of the MOSFET and R-C sub-circuit is then split between the source and drain using a partition ratio ($X_{d,part}$) calculated from the quasi-static charges. A capacitance of 1 Farad is used for this purpose, while the resistance is give by the inverse of the relaxation time constant, $1/\tau$.

$$X_{d,part} = \frac{qd}{qg} \quad (3.533)$$

$$I_{dovVds} = \mu_0(T)C_{ox}\frac{W_{eff}}{L_{eff}}q_{ia}\frac{M_{oc}}{D_{vsat}} \quad (3.534)$$

$$\frac{1}{R_{ii}} = NF \cdot NFIN \cdot XRCRG1_i \cdot \left(I_{dovVds} + XRCRG2 \cdot \frac{\mu_{eff}C_{oxe}W_{eff}kT}{qL_{eff}} \right) \quad (3.535)$$

$$\frac{1}{\tau} = \frac{1}{R_{ii} \cdot C_{ox} \cdot W_{eff} \cdot L_{eff}} \quad (3.536)$$

3.19 Generation-recombination Component

$$I_{ds,gen} = HFIN \cdot TFIN \cdot (L_{eff} - LINTIGEN) \cdot (AIGEN_i \cdot V_{ds} + BIGEN_i \cdot V_{ds}^3) \\ \cdot \exp \left[\frac{qE_g}{NTGEN_i \cdot kT} \left(\frac{T}{TNOM} - 1 \right) \right] \times NFIN_{total} \quad (3.537)$$

3.20 Junction Current and capacitances

The junction current and capacitances are only calculated for bulk multi-gate devices ($BULKMOD = 1$).

3.20.1 Source side junction current

Bias Independent Calculations

The bias independent source side junction current, I_{sbs} , is determined as shown below:

$$I_{sbs} = ASEJ \cdot J_{ss}(T) + PSEJ \cdot J_{sws}(T) + TFIN \cdot NFIN_{total} \cdot J_{swgs}(T) \quad (3.538)$$

$$NV_{tms} = \frac{kT}{q} \cdot NJS \quad (3.539)$$

$$XExpBVS = \exp\left(-\frac{BVS}{NV_{tms}}\right) \cdot XJBVS \quad (3.540)$$

$$T_b = 1 + \frac{IJTHSFWD}{I_{sbs}} - XExpBVS \quad (3.541)$$

$$V_{jsmFwd} = NV_{tms} \cdot \ln\left(\frac{T_b + \sqrt{T_b^2 + 4 \cdot XExpBVS}}{2}\right) \quad (3.542)$$

$$T_0 = \exp\left(\frac{V_{jsmFwd}}{NV_{tms}}\right) \quad (3.543)$$

$$IV_{jsmFwd} = I_{sbs} \left(T_0 - \frac{XExpBVS}{T_0} + XExpBVS - 1 \right) \quad (3.544)$$

$$S_{slpFwd} = \frac{I_{sbs}}{NV_{tms}} \cdot \left(T_0 + \frac{XExpBVS}{T_0} \right) \quad (3.545)$$

$$V_{jsmRev} = -BVS - NV_{tms} \cdot \ln\left(\frac{\frac{IJTHSREV}{I_{sbs}} - 1}{XJBVS}\right) \quad (3.546)$$

$$T_1 = XJBVS \cdot \exp\left(-\frac{BVS + V_{jsmRev}}{NV_{tms}}\right) \quad (3.547)$$

$$IV_{jsmRev} = I_{sbs} \cdot (1 + T_1) \quad (3.548)$$

$$S_{slpRev} = -I_{sbs} \cdot \frac{T_1}{NV_{tms}} \quad (3.549)$$

Bias Dependent Calculations

The bias dependent source side junction current, I_{es} , is determined as shown below:

$$\text{If } V_{es} < V_{jsmRev} \quad (3.550)$$

$$I_{es} = \left(\exp\left(\frac{V_{es}}{NV_{tms}}\right) - 1 \right) \cdot (IV_{jsmRev} + S_{slpRev}(V_{es} - V_{jsmRev})) \quad (3.551)$$

Else If $V_{jsmRev} \leq V_{es} \leq V_{jsmFwd}$

$$I_{es} = I_{sbs} \cdot \left(\exp\left(\frac{V_{es}}{NV_{tms}}\right) + XExpBVS - 1 - XJBVS \cdot \exp\left(-\frac{BVS + V_{es}}{NV_{tms}}\right) \right) \quad (3.552)$$

Else $V_{es} > V_{jsmFwd}$

$$I_{es} = IV_{jsmFwd} + S_{slpFwd}(V_{es} - V_{jsmFwd}) \quad (3.553)$$

Including Source Side Junction Tunneling Current

$$I_{es1} = ASEJ \cdot J_{tss}(T) \times \left(\exp\left(\frac{-V_{es}/(k \cdot TNOM/q)/NJTSS(T) \times VTSS}{\max(VTSS - V_{es}, VTSS \cdot 1.0E - 3)}\right) - 1 \right) \quad (3.554)$$

$$I_{es2} = PSEJ \cdot J_{tssws}(T) \times \left(\exp\left(\frac{-V_{es}/(k \cdot TNOM/q)/NJTSSW(T) \times VTSSWS}{\max(VTSSWS - V_{es}, VTSSWS \cdot 1.0E - 3)}\right) - 1 \right) \quad (3.555)$$

$$I_{es3} = TFIN \cdot NFIN_{total} \cdot J_{tsswgs}(T) \times \left(\exp\left(\frac{-V_{es}/(k \cdot TNOM/q)/NJTSSWG(T) \times VTSSWGS}{\max(VTSSWGS - V_{es}, VTSSWGS \cdot 1.0E - 3)}\right) - 1 \right) \quad (3.556)$$

Including Drain Side Junction Tunneling Current

$$I_{es} = I_{es} - (I_{es1} + I_{es2} + I_{es3}) \quad (3.557)$$

3.20.2 Drain side junction current

Bias Independent Calculations

The bias independent drain side junction current, I_{sbd} , is determined as shown below:

$$I_{sbd} = ADEJ \cdot J_{sd}(T) + PDEJ \cdot J_{swd}(T) + TFIN \cdot NFIN_{total} \cdot J_{swgd}(T) \quad (3.558)$$

$$NV_{tmd} = \frac{kT}{q} \cdot NJD \quad (3.559)$$

$$XExpBVD = \exp\left(-\frac{BVD}{NV_{tmd}}\right) \cdot XJBVD \quad (3.560)$$

$$T_b = 1 + \frac{IJTHDFWD}{I_{sbd}} - XExpBVD \quad (3.561)$$

$$V_{jdmFwd} = NV_{tmd} \cdot \ln\left(\frac{T_b + \sqrt{T_b^2 + 4 \cdot XExpBVD}}{2}\right) \quad (3.562)$$

$$T_0 = \exp\left(\frac{V_{jdmFwd}}{NV_{tmd}}\right) \quad (3.563)$$

$$IV_{jdmFwd} = I_{sbd} \left(T_0 - \frac{XExpBVD}{T_0} + XExpBVD - 1 \right) \quad (3.564)$$

$$D_{slpFwd} = \frac{I_{sbd}}{NV_{tmd}} \cdot \left(T_0 + \frac{XExpBVD}{T_0} \right) \quad (3.565)$$

$$V_{jdmRev} = -BVD - NV_{tmd} \cdot \ln\left(\frac{\frac{IJTHDREV}{I_{sbd}} - 1}{XJBVD}\right) \quad (3.566)$$

$$T_1 = XJBVD \cdot \exp\left(-\frac{BVD + V_{jdmRev}}{NV_{tmd}}\right) \quad (3.567)$$

$$IV_{jdmRev} = I_{sbd} \cdot (1 + T_1) \quad (3.568)$$

$$D_{slpRev} = -I_{sbd} \cdot \frac{T_1}{NV_{tmd}} \quad (3.569)$$

Bias Dependent Calculations

The bias dependent source side junction current, I_{ed} , is determined as shown below:

If $V_{ed} < V_{jdmRev}$

$$I_{ed} = \left(\exp\left(\frac{V_{ed}}{NV_{tmd}}\right) - 1 \right) \cdot (IV_{jdmRev} + D_{slpRev}(V_{ed} - V_{jdmRev})) \quad (3.570)$$

Else If $V_{jdmRev} \leq V_{ed} \leq V_{jdmFwd}$

$$I_{ed} = I_{sbd} \cdot \left(\exp\left(\frac{V_{ed}}{NV_{tmd}}\right) + XExpBVD - 1 - XJBVD \cdot \exp\left(-\frac{BVD + V_{ed}}{NV_{tmd}}\right) \right) \quad (3.571)$$

Else $V_{ed} > V_{jdmFwd}$

$$I_{ed} = IV_{jdmFwd} + D_{slpFwd}(V_{ed} - V_{jdmFwd}) \quad (3.572)$$

Including Drain Side Junction Tunneling Current

$$I_{ed1} = ADEJ \cdot J_{tsd}(T) \times \left(\exp \left(\frac{-V_{ed}/(k \cdot TNOM/q)/NJTSD(T) \times VTSD}{\max(VTSD - V_{ed}, VTSD \cdot 1.0E - 3)} \right) - 1 \right) \quad (3.573)$$

$$I_{ed2} = PDEJ \cdot J_{tsswd}(T) \times \left(\exp \left(\frac{-V_{ed}/(k \cdot TNOM/q)/NJTSSWD(T) \times VTSSWD}{\max(VTSSWD - V_{es}, VTSSWD \cdot 1.0E - 3)} \right) - 1 \right) \quad (3.574)$$

$$I_{ed3} = TFIN \cdot NFIN_{total} \cdot J_{tsswgd}(T) \times \left(\exp \left(\frac{-V_{ed}/(k \cdot TNOM/q)/NJTSSWGD(T) \times VTSSWGD}{\max(VTSSWGD - V_{ed}, VTSSWGD \cdot 1.0E - 3)} \right) - 1 \right) \quad (3.575)$$

Including Drain Side Junction Tunneling Current

$$I_{ed} = I_{ed} - (I_{ed1} + I_{ed2} + I_{ed3}) \quad (3.576)$$

3.20.3 Source side junction capacitance

Bias Independent Calculations

$$C_{zbs} = CJS(T) \cdot ASEJ \quad (3.577)$$

$$C_{zbssw} = CJWS(T) \cdot PSEJ \quad (3.578)$$

$$C_{zbsswg} = CJWGS(T) \cdot TFIN \cdot NFIN_{total} \quad (3.579)$$

Bias Dependent Calculations

$$Q_{es1} = \begin{cases} C_{zbs} \cdot PBS(T) \cdot \frac{1 - \left(1 - \frac{V_{es}}{PBS(T)}\right)^{1-MJS}}{1-MJS} & V_{es} > 0 \\ V_{es} \cdot C_{zbs} + V_{es}^2 \cdot \frac{MJS \cdot C_{zbs}}{2 \cdot PBS(T)} & V_{es} \leq 0 \end{cases} \quad (3.580)$$

$$Q_{es2} = \begin{cases} C_{zbssw} \cdot PBSWS(T) \cdot \frac{1 - \left(1 - \frac{V_{es}}{PBSWS(T)}\right)^{1-MJSWS}}{1-MJSWS} & V_{es} > 0 \\ V_{es} \cdot C_{zbssw} + V_{es}^2 \cdot \frac{MJSWS \cdot C_{zbssw}}{2 \cdot PBSWS(T)} & V_{es} \leq 0 \end{cases} \quad (3.581)$$

$$Q_{es3} = \begin{cases} C_{zbsswg} \cdot PBSWGS(T) \cdot \frac{1 - \left(1 - \frac{V_{es}}{PBSWGS(T)}\right)^{1-MJSWGS}}{1-MJSWGS} & V_{es} > 0 \\ V_{es} \cdot C_{zbsswg} + V_{es}^2 \cdot \frac{MJSWGS \cdot C_{zbsswg}}{2 \cdot PBSWGS(T)} & V_{es} \leq 0 \end{cases} \quad (3.582)$$

$$Q_{es} = Q_{es1} + Q_{es2} + Q_{es3} \quad (3.583)$$

3.20.4 Two-Step Source side junction capacitance

In some cases, the depletion edge in the channel/ substrate edge might transition into a region with a different doping (for ex. in a NMOS device: [n^+ (source) , p_1 (channel/substrate) , p_2 (substrate)], where p_1 and p_2 are regions with different doping levels). The following could be used to capture such a situation. In what follows, V_{escn} (< 0) can be interpreted as the transition voltage at which the depletion region switches from p_1 to p_2 region. It is calculated assuming parameters SJxxx (proportionality constant for second region) and MJxxx2 (gradient of second region's doping) are given, to give a continuous charge and capacitance.

For $V_{es} < V_{esc1}$

$$Q_{es1} = C_{zbs} \cdot \left(PBS(T) \cdot \frac{1 - \left(1 - \frac{V_{esc1}}{PBS(T)}\right)^{1-MJS}}{1 - MJS} + SJS \cdot Pbs2 \cdot \frac{1 - \left(1 - \frac{V_{es}-V_{esc1}}{Pbs2}\right)^{1-MJS2}}{1 - MJS2} \right) \quad (3.584)$$

Else use the Q_{es1} of single junction above for $V_{es} > V_{esc1}$ where,

$$V_{esc1} = PBS(T) \cdot \left(1 - \left(\frac{1}{SJS}\right)^{\frac{1}{MJS}}\right) \quad (3.585)$$

$$Pbs2 = \frac{PBS(T) \cdot SJS \cdot MJS2}{MJS \cdot \left(1 - \frac{V_{esc1}}{PBS(T)}\right)^{-1-MJS}} \quad (3.586)$$

For $V_{es} < V_{esc2}$

$$Q_{es2} = C_{zbssw} \cdot PBSWS(T) \cdot \frac{1 - \left(1 - \frac{V_{esc2}}{PBSWS(T)}\right)^{1-MJSWS}}{1 - MJSWS} + C_{zbssw} \cdot SJSWS \cdot Pbsws2 \cdot \frac{1 - \left(1 - \frac{V_{es}-V_{esc2}}{Pbsws2}\right)^{1-MJSWS2}}{1 - MJSWS2} \quad (3.587)$$

Else use the Q_{es2} of single junction above for $V_{es} > V_{esc2}$ where,

$$V_{esc2} = PBSWS(T) \cdot \left(1 - \left(\frac{1}{SJSWS}\right)^{\frac{1}{MJSWS}}\right) \quad (3.588)$$

$$Pbsws2 = \frac{PBSWS(T) \cdot SJSWS \cdot MJSWS2}{MJSWS \cdot \left(1 - \frac{V_{esc2}}{PBSWS(T)}\right)^{-1-MJSWS}} \quad (3.589)$$

For $V_{es} < V_{esc3}$

$$Q_{es3} = C_{zbsswg} \cdot PBSWGS(T) \cdot \frac{1 - \left(1 - \frac{V_{esc3}}{PBSWGS(T)}\right)^{1-MJSWGS}}{1 - MJSWGS} + C_{zbsswg} \cdot SJSWGS \cdot Pbswgs2 \cdot \frac{1 - \left(1 - \frac{V_{es}-V_{esc3}}{Pbswgs2}\right)^{1-MJSWGS2}}{1 - MJSWGS2} \quad (3.590)$$

Else use the Q_{es3} of single junction above for $V_{es} > V_{esc3}$ where,

$$V_{esc3} = PBSWGS(T) \cdot \left(1 - \left(\frac{1}{SJSWGS}\right)^{\frac{1}{MJSWGS}}\right) \quad (3.591)$$

$$Pbswgs2 = \frac{PBSWGS(T) \cdot SJSWGS \cdot MJSWGS2}{MJSWGS \cdot \left(1 - \frac{V_{esc3}}{PBSWGS(T)}\right)^{-1-MJSWGS}} \quad (3.592)$$

3.20.5 Drain side junction capacitance

Bias Independent Calculations

$$C_{zbd} = CJD(T) \cdot ADEJ \quad (3.593)$$

$$C_{zbdsd} = CJSWD(T) \cdot PDEJ \quad (3.594)$$

$$C_{zbdsdg} = CJSWGD(T) \cdot TFIN \cdot NFIN_{total} \quad (3.595)$$

Bias Dependent Calculations

$$Q_{ed1} = \begin{cases} C_{zbd} \cdot PBD(T) \cdot \frac{1 - \left(1 - \frac{V_{ed}}{PBD(T)}\right)^{1-MJD}}{1-MJD} & V_{ed} > 0 \\ V_{ed} \cdot C_{zbd} + V_{ed}^2 \cdot \frac{MJD \cdot C_{zbd}}{2 \cdot PBD(T)} & V_{ed} \leq 0 \end{cases} \quad (3.596)$$

$$Q_{ed2} = \begin{cases} C_{zbdsd} \cdot PBSWD(T) \cdot \frac{1 - \left(1 - \frac{V_{ed}}{PBSWD(T)}\right)^{1-MJSWWD}}{1-MJSWWD} & V_{ed} > 0 \\ V_{ed} \cdot C_{zbdsd} + V_{ed}^2 \cdot \frac{MJSWWD \cdot C_{zbdsd}}{2 \cdot PBSWD(T)} & V_{ed} \leq 0 \end{cases} \quad (3.597)$$

$$Q_{ed3} = \begin{cases} C_{zbdsdg} \cdot PBSWGD(T) \cdot \frac{1 - \left(1 - \frac{V_{ed}}{PBSWGD(T)}\right)^{1-MJSWGD}}{1-MJSWGD} & V_{ed} > 0 \\ V_{ed} \cdot C_{zbdsdg} + V_{ed}^2 \cdot \frac{MJSWGD \cdot C_{zbdsdg}}{2 \cdot PBSWGD(T)} & V_{ed} \leq 0 \end{cases} \quad (3.598)$$

$$Q_{ed} = Q_{ed1} + Q_{ed2} + Q_{ed3} \quad (3.599)$$

3.20.6 Two-Step Drain side junction capacitance

Refer to the description made for the source side.

For $V_{ed} < V_{edc1}$

$$Q_{ed1} = C_{zbd} \cdot \left(PBD(T) \cdot \frac{1 - \left(1 - \frac{V_{edc1}}{PBD(T)}\right)^{1-MJD}}{1 - MJD} + SJD \cdot Pbd2 \cdot \frac{1 - \left(1 - \frac{V_{ed}-V_{edc1}}{Pbd2}\right)^{1-MJD2}}{1 - MJD2} \right) \quad (3.600)$$

Else use the Q_{ed1} of single junction above for $V_{ed} > V_{edc1}$ where,

$$V_{edc1} = PBD(T) \cdot \left(1 - \left(\frac{1}{SJD}\right)^{\frac{1}{MJD}}\right) \quad (3.601)$$

$$Pbd2 = \frac{PBD(T) \cdot SJD \cdot MJD2}{MJD \cdot \left(1 - \frac{V_{edc1}}{PBD(T)}\right)^{-1-MJD}} \quad (3.602)$$

For $V_{ed} < V_{edc2}$

$$Q_{ed2} = C_{zbds} \cdot PBSWD(T) \cdot \frac{1 - \left(1 - \frac{V_{edc2}}{PBSWD(T)}\right)^{1-MJSWD}}{1 - MJSWD} + C_{zbds} \cdot SJSWD \cdot Pbswd2 \cdot \frac{1 - \left(1 - \frac{V_{ed}-V_{edc2}}{Pbswd2}\right)^{1-MJSWD2}}{1 - MJSWD2} \quad (3.603)$$

Else use the Q_{ed2} of single junction above for $V_{ed} > V_{edc2}$ where,

$$V_{edc2} = PBSWD(T) \cdot \left(1 - \left(\frac{1}{SJSWD}\right)^{\frac{1}{MJSWD}}\right) \quad (3.604)$$

$$Pbswd2 = \frac{PBSWD(T) \cdot SJSWD \cdot MJSWD2}{MJSWD \cdot \left(1 - \frac{V_{edc2}}{PBSWD(T)}\right)^{-1-MJSWD}} \quad (3.605)$$

For $V_{ed} < V_{edc3}$

$$Q_{ed3} = C_{zbds} \cdot PBSWGD(T) \cdot \frac{1 - \left(1 - \frac{V_{edc3}}{PBSWGD(T)}\right)^{1-MJSWGD}}{1 - MJSWGD} + C_{zbds} \cdot SJSWGD \cdot Pbswgd2 \cdot \frac{1 - \left(1 - \frac{V_{ed}-V_{edc3}}{Pbswgd2}\right)^{1-MJSWGD2}}{1 - MJSWGD2} \quad (3.606)$$

Else use the Q_{ed3} of single junction above for $V_{ed} > V_{edc3}$ where,

$$V_{edc3} = PBSWGD(T) \cdot \left(1 - \left(\frac{1}{SJSWGD}\right)^{\frac{1}{MJSWGD}}\right) \quad (3.607)$$

$$Pbswgd2 = \frac{PBSWGD(T) \cdot SJSWGD \cdot MJSWGD2}{MJSWGD \cdot \left(1 - \frac{V_{edc3}}{PBSWGD(T)}\right)^{-1-MJSWGD}} \quad (3.608)$$




Figure 11: R-C network for self-heating calculation [13]

3.21 Self-heating model

The self-heating effect is modeled using an R-C network approach (based on BSIM-SOI [13]), as illustrated in Fig. 11. The voltage at the temperature node (T) is used for all temperature-dependence calculations in the model.

3.21.1 Thermal resistance and capacitance calculations

The thermal resistance (R_{th}) and capacitance (C_{th}) are modified from BSIMSOI to capture the fin pitch ($FPITCH$) dependence.

$$NFIN_{total} = NF \cdot NFIN \quad (3.609)$$

$$\frac{1}{R_{th}} = G_{th} = \frac{(WTH0 \cdot NF^{BSHEXP} + FPITCH \cdot NFIN_{total}^{ASHEXP})}{RTH0} \quad (3.610)$$

$$C_{th} = CTH0 \cdot (WTH0 \cdot NF^{BSHEXP} + FPITCH \cdot NFIN_{total}^{ASHEXP}) \quad (3.611)$$

When $ASHEXP = 1$, $BSHEXP = 1$, the expressions for R_{th} and C_{th} are backward compatible with BSIM CMG 108.0.

3.22 Noise Models

Noise models in BSIM-CMG are based on BSIM4 [10]. Table 1 lists the origin of each noise model:

Model in BSIM-CMG 111.0.0	Origin
Flicker noise model	BSIM4 Unified Model (FNOIMOD=1)
Thermal noise (TNOIMOD = 0)	BSIM4 TNOIMOD=0
Thermal noise (TNOIMOD = 1)	BSIM4 TNOIMOD=2
Gate current shot noise	BSIM4 gate current noise
Noise associated with parasitic resistances	BSIM4 parasitic resistance noise

Table 1: Origin of noise models in BSIM-CMG

3.22.1 Flicker noise model

$$E_{sat,noi} = \frac{2VSAT_i}{\mu_{eff}} \quad (3.612)$$

$$L_{eff,noi} = L_{eff} - 2 \cdot LINTNOI \quad (3.613)$$

$$\Delta L_{clm} = l \cdot \ln \left[\frac{1}{E_{sat,noi}} \cdot \left(\frac{V_{ds} - V_{dseff}}{l} + EM \right) \right] \quad (3.614)$$

$$N_0 = \frac{C_{oxe} \cdot q_{is}}{q} \quad (3.615)$$

$$N_l = \frac{C_{oxe} \cdot q_{id}}{q} \quad (3.616)$$

$$N^* = \frac{kT}{q^2} (C_{oxe} + CIT_i) \quad (3.617)$$

$$FN1 = NOIA \cdot \ln \left(\frac{N_0 + N^*}{N_l + N^*} \right) + NOIB \cdot (N_0 - N_l) + \frac{NOIC}{2} (N_0^2 - N_l^2) \quad (3.618)$$

$$FN2 = \frac{NOIA + NOIB \cdot N_l + NOIC \cdot N_l^2}{(N_l + N^*)^2} \quad (3.619)$$

$$S_{si} = \frac{kTq^2\mu_{eff}I_{ds}}{C_{oxe}L_{eff,noi}^2f^{EF} \cdot 10^{10}} \cdot FN1 + \frac{kTI_{ds}^2\Delta L_{clm}}{W_{eff} \cdot NFIN_{total} \cdot L_{eff,noi}^2f^{EF} \cdot 10^{10}} \cdot FN2 \quad (3.620)$$

$$S_{wi} = \frac{NOIA \cdot kT \cdot I_{ds}^2}{W_{eff} \cdot NFIN_{total} \cdot L_{eff,noi}f^{EF} \cdot 10^{10} \cdot N^{*2}} \quad (3.621)$$

$$S_{id,flicker} = \frac{S_{wi}S_{si}}{S_{wi} + S_{si}} \quad (3.622)$$




Figure 12: TNOIMOD=1 shows good physical behavior at high and low V_{ds} from sub-threshold to strong inversion regions.

3.22.2 Thermal noise model ($TNOIMOD = 0$)

$$Q_{inv} = |Q_{s,intrinsic} + Q_{d,intrinsic}| \times NFIN_{total} \quad (3.623)$$

$$\overline{i_d^2} = \begin{cases} NTNOI \cdot \frac{4kT\Delta f}{L_{eff}^2} & \text{if RDSMOD} = 0 \text{ or } 2 \\ NTNOI \cdot \frac{R_{ds} + \frac{L_{eff}}{\mu_{eff}Q_{inv}}}{L_{eff}^2} & \text{if RDSMOD} = 1 \end{cases} \quad (3.624)$$

3.22.3 Thermal Noise Model ($TNOIMOD = 1$)

The model/implementation of **TNOIMOD =1** in the previous versions of BSIMCMG up to 109beta2 will no longer be supported. From the current version of BSIMCMG (109beta3), only **TNOIMOD =0** and **1** will be supported, similar to BSIM6. While **TNOIMOD = 0** is the same as before, **TNOIMOD =1** is the same as **TNOIMOD =2** in previous versions of BSIMCMG (up to 109beta2). **TNOIMOD=1** is a correlated thermal noise model where both drain and gate noise are implemented as current sources in this thermal noise model. The correlation between two sources is independently controllable and can be tuned using RNOIC parameter. The BSIM4.8 correlated model noise was adapted for use with a surface potential core.

3.22.4 Gate current shot noise

$$\overline{i_{gs}^2} = 2q(I_{gcs} + I_{gs}) \quad (3.625)$$

$$\overline{i_{gd}^2} = 2q(I_{gcd} + I_{gd}) \quad (3.626)$$

$$\overline{i_{gb}^2} = 2qI_{gbinv} \quad (3.627)$$

3.22.5 Resistor noise

The noise associated with each parasitic resistors in BSIM-CMG are calculated

If $RDSMOD = 1$ then

$$\frac{\overline{i_{RS}^2}}{\Delta f} = 4kT \cdot \frac{1}{R_{source}} \quad (3.628)$$

$$\frac{\overline{i_{RD}^2}}{\Delta f} = 4kT \cdot \frac{1}{R_{drain}} \quad (3.629)$$

If $RGATEMOD = 1$ then

$$\frac{\overline{i_{RG}^2}}{\Delta f} = 4kT \cdot \frac{1}{R_{geltl}} \quad (3.630)$$

3.23 Threshold Voltage

A simple analytical threshold voltage V_{th} definition for GEOMOD=0, 1, and 2 was derived and implemented as operating point info in BSIM-CMG106.1.0beta2. For a long channel device, V_{th} is defined as the value of V_g at which the drift and diffusion components of the source to drain current at the source side are equal. Based on this definition, it can be shown that at $V_g = V_{th}$, the charge at source side is given by [19]

$$Q_{is} = C_{ox} \cdot \frac{kT}{q}. \quad (3.631)$$

Next, the surface potential at the source is [approximately] calculated from the charges as follows ([4], ch. 3, p.66)

$$\psi_s \approx \frac{kT}{q} \ln \left[\frac{Q_{is} \left(Q_{is} + 2Q_{bulk} + 5C_{si} \frac{kT}{q} \right)}{2qn_i e_{sub} \frac{kT}{q}} \right] + \phi_B + \Delta V_{t,QM}. \quad (3.632)$$

The Gauss law demands that at the source side

$$V_g = V_{fb} + \psi_s + \frac{Q_{is} + Q_{bs}}{C_{ox}}. \quad (3.633)$$

Substituting (3.631) and (3.632) in (3.633) results in the following expression for V_{th} for a long channel device:

$$V_{th0} = V_{fb} + \frac{kT}{q} \ln \left[\frac{C_{ox} \frac{kT}{q} \left(C_{ox} \frac{kT}{q} + 2Q_{bulk} + 5C_{si} \frac{kT}{q} \right)}{2qn_i \epsilon_{sub} \frac{kT}{q}} \right] + \phi_B + \Delta V_{t,QM} + \frac{kT}{q} + q_{bs}. \quad (3.634)$$

Corrections due to threshold voltage roll-off, DIBL, reverse short channel effect, and temperature are added accordingly:

$$V_{th} = V_{th0} + \Delta V_{th,all}. \quad (3.635)$$

3.24 Equivalent Circuit

In BSIM-CMG, we define current sources and charge flows inside the nodes of D (drain), G (gate), S (source), and E (substrate) to represent DC and AC behavior according to the FinFET physics. Parasitic resistances and parasitic capacitances are added between the nodes to accurately describe the undesired effects in a real process. Parasitic and real device effects are modularized in BSIM-CMG to give users flexibility in data fitting and debugging. They are independently controlled by the MOD parameters. Table 2 gives descriptions of their functions and controlled components. In the following sections, we show typical DC and AC equivalent circuits for FinFETs on bulk substrate (BULKMOD = 1) and FinFETs on SOI substrate (BULKMOD= 0).

Parameter	Function	Controlled Components
RGATEMOD	Parasitics	Rg: parasitic gate resistance
RDSMOD	Parasitics	Rd: parasitic drain resistance Rs: parasitic source resistance
NQSMOD	Non-quasi static	Rii: Intrinsic input resistance
IGCMOD	Gate leakage	Igs: gate-to-source tunneling current Igd: gate-to-drain tunneling current Igcs: gate-to-channel tunneling current at source side Igcd: gate-to-channel tunneling current at drain side
NQSMOD	Non-quasi static	Rii: Intrinsic input resistance
IGBMOD	Gate leakage	For BULKMOD = 1, Igbinv: gate-to-substrate tunneling current at inversion Igbacc: gate-to-substrate tunneling current at accumulation For BULKMOD = 0, Igbs: (Igbinv + Igbacc) at source side Igbd: (Igbinv + Igbacc) at drain side
GIDLMO	GIDL leakage	Igidl: gate-induced drain lowering current Igisl: gate-induced source lowering current
II MOD	Impact ionization	Iii: impact ionization current

Table 2: MOD Parameters

3.24.1 FinFETs on Bulk Substrate (BULKMOD = 1)

Table 3 shows the allowed and disallowed values of the MOD parameters. With different combinations of MOD parameters, there are many versions of DC or AC equivalent circuits available. For example, Fig. 13 shows one of the most complex cases of DC equivalent circuit for BULKMOD = 1. If RGATEMOD = 1, a parasitic gate resistor (Rg) is added between the G node and the internal

Parameter	Component	MOD=0	MOD=1	MOD=2
RGATEMOD	Rg	Not included	Included	RGATEMOD = 2 is not allowed
RDSMOD	Rd,Rs	Included	Included	Not included
NQSMOD	Rii	Not included	Included	Charge deficit model
IGCMOD	Igs, Igd, Igcs, Igcd	Not included	Included	IGCMOD = 2 is not allowed
IGBMOD	Igbinv, Igbacc	Not included	Included	IGBMOD = 2 is not allowed
GIDLMO	Igidl, Igisl	Not included	Included	GIDLMO = 2 is not allowed
IIMOD	Iii	Not included	Included	Included

Table 3: MOD parameters for Fig. (13) to Fig. (17)




Figure 13: DC equivalent circuit with BULKMOD = 1. Other MOD parameters: RGATEMOD = 1, RDSMOD = 1, NQSMOD = 1, IGCMOD = 1, IGBMOD = 1, GIDLMO = 1, and IIMOD = 1.




Figure 14: DC equivalent circuit for BULKMOD = 1. Other MOD parameters: RGATEMOD = 0, RDSMOD = 2, NQSMOD = 0, IGCMOD = 0, IGBMOD = 0, GIDLMO = 0, and IIMOD = 0.




Figure 15: AC equivalent circuit for BULKMOD = 1. Other MOD parameters: CGEOMOD = 1, NQSMOD = 1.




Figure 16: DC equivalent circuit with $\text{BULKMOD} = 0$. All DC MOD switches are turned on as in Table 2.




Figure 17: DC equivalent circuit for $\text{BULKMOD} = 0$. Other MOD parameters: $\text{RGATEMOD} = 0$, $\text{RDSMOD} = 2$, $\text{NQSMOD} = 0$, $\text{IGCMOD} = 0$, $\text{IGBMOD} = 0$, $\text{GIDLMO} = 0$, and $\text{IIMOD} = 0$.




Figure 18: AC equivalent circuit with BULKMOD = 0. Other MOD parameters: CGEOMOD = 0, NQSMOD = 0.

gate node (**Gi**). This is true when **NQSMOD** = 0. If **NQSMOD** = 1, an intrinsic input resistor (**Rii**) is inserted between the **Gi** node and the gate edge node (**Ge**), pushing **Rg** to be between the **G** node and the **Ge** node. If **RDSMOD** = 0 or **RDSMOD** = 1, a parasitic drain resistor (**Rd**) is added between the **D** node and the internal drain node (**Di**). Likewise, a parasitic source resistor (**Rs**) is added between the **S** node and the internal source node (**Si**). Other current sources in the figure include: **Ies** (the source-to-substrate junction current), **Ied** (the drain-to-substrate junction current), and **Idsgen** (the generation-combination current). Fig. 14 shows the simplest case of DC equivalent circuit for **BULKMOD** = 1. Note that all other MOD parameters are zero except **RDSMOD** = 2. Although not realistic in its physical nature, this reduction is useful in model debugging. Fig. 15 shows one of the most complex cases of AC equivalent circuit for **BULKMOD** = 1.

3.24.2 FinFETs on SOI Substrate (BULKMOD = 0)

Due to the SOI substrate, there is no current flow through the **E** node. Refer to Fig. 16 for one of the most complex cases of DC equivalent circuit for **BULKMOD** = 0. For debugging purpose, Fig. 17 is the simplest case of DC equivalent circuit for **BULKMOD** = 0. Fig. 18 shows one of the most complex cases of AC equivalent circuit for **BULKMOD** = 0.

3.24.3 Noise Equivalent Circuit




Figure 19: Noise equivalent circuit.

4 Parameter Extraction Procedure

4.1 Global Parameter Extraction

4.1.1 Basic Device Parameter List

The objective of this procedure is to find one global set of parameters for BSIM-CMG to fit experimental data for devices with channel length ranging from short to long dimensions.

Some parameters are measured or specified by user, and need not be extracted, such as those given in Table 4.

Parameter Name	Description
EOT	Gate oxide thickness
HFIN	Fin Height
TFIN	Fin Thickness
L	Fin Length Drawn
NFIN	Number of Fins
NF	Number of Fingers in parallel
NBODY	Channel Doping Concentration
BULKMOD	0: SOI 1: bulk
GIDLMOD	0: off 1:on
GEOMOD	0: double gate 1: triple gate 2: quadruple gate 3: cylindrical gate 4: unified model
RDSMOD	0: internal bias dependent, external bias independent 1: external 2: Internal
TYPE	-1: PMOS 1:NMOS
NGATE	0: metal gate > 0: Poly Gate doping

Table 4: Examples of parameters that are measured or specified by the user

Parameters that are going to be extracted are divided into two categories. Category One parameters are presented as the coefficients in a set of length dependent intermediate quantities. These intermediate quantities are introduced to facilitate the extraction procedure. To keep the procedure simple, these quantities are not visible to the end user. Category Two parameters don't appear in these intermediate quantities.

The length dependent intermediate quantities, 9 in total, are summarized in Table 5.

Group	Parameters
Group 1	$U_0[L]$, $\Delta L[L]$, $U_A[L]$, $U_D[L]$, $R_{DSW}[L]$ [Relates to Mobility and R_{series}]
Group 2	$VSAT[L]$, $VSAT1[L]$, $PTWG[L]$ [Relates to Velocity Saturation]
Group 3	$MEXP[L]$ [Relates to Smoothing Functions]

Table 5: Classification of Length dependent parameters

Category Two parameters which don't appear in the length dependent functions are:

PHIG, CIT, EU, ETAMOB, DVT0, DVT1, CDSC, DVT2, ETA0, DSUB, CDSCD, AGIDL, BGIDL, EGIDL, VTL, XN, LC, MM, PCLM, PDIBL1, PDIBL2, DROUT, PVAG, etc

Since Category One parameters can only manifest themselves by first yielding the 9 length dependent intermediate quantities, determining the value of these intermediate quantities is inevitable if we want to extract them. Category Two parameters, however, can be extracted from experimental data directly.




Figure 20: Extraction Flow Chart

Now we start extracting all the global parameters in both categories.


The extraction procedure can be divided into 8 stages:

- Parameter initialization
- Linear region: Step 1-6
- Saturation region: Step 7-11
- GIDL and Output Conductance: Step 12-13
- Smoothing between linear and saturation regions: Step 14
- Parameters for temperature effect and self-heating effect: Step 15
- Gate / Junction leakage current : Step 16
- Other important physical effects : Step 17

See the extraction overview flow chart for details.

4.2 Parameter Initialization

- Determine $V_{th}(L)$ by strong inversion region data using maximum slope extrapolation algorithm.
- Plot $\frac{V_d(\sim 0.05V)}{I_d(V_g, L)}$ v.s. L for different
- Make linear fitting to the curve set above, extrapolate each straight line and find the intersection ($\Delta L, R_{series}$), Initialize $LINT = \frac{\Delta L}{2}$, $RDSW = R_{series}$ as shown in the Fig. 21.

Figure 21: Initialize ΔL and R_{series}




Figure 22: Initialize SCE and RSCE Parameters

- Use Constant-Current method to extract $V_{th}(L)$ by using sub-threshold region data.
- Plot $\Delta V_{th}(L)$ v.s. $@V_d \sim 0.05V$ and V_{dd} respectively. Extract short channel effect(SCE) and Reverse SCE parameters DVT0, DVT1, ETA0, DSUB, K1RSCE, LPE0 as shown in Figure 22 left.
- Plot $2.3n(L) \times \frac{kT}{q}$ v.s. $L @ V_d \sim 0.05V$ and V_{dd} . Extract CDSC, CDSRD, DVT2 as shown in Figure 22 right.
- Set all other parameters in Category One and Two as default value as the manual shows.

4.3 Linear region

Step 1: Extract work function, interface charge and mobility model parameters for long gate length.
 [Note: Larger length is better, as it will minimize the short channel effect and emphasize carrier mobility, work function and interface charge related parameters.]

Extracted Parameters	Device & Experimental Data	Extraction Methodology
PHIG, CIT	A long device I_d v.s. V_g @ $V_d \sim 0.05V$	Observe sub-threshold region offset and slope.
$U0_0, UA_0, UD_0, EU, ETAMOB$	A long device I_d v.s. V_g @ $V_d \sim 0.05V$	Observe strong inversion region Idlin and $G_m lin.$

Step 2: Refine Vth roll-off, DIBL and SS degradation parameters.

Extracted Parameters	Device & Experimental Data	Extraction Methodology
DVT0, DVT1, CDSC, DVT2	Both short and medium devices I_d v.s. V_g @ $V_d \sim 0.05V$	Observe sub-threshold region of all devices in the same plot. Optimize DVT0, DVT1, CDSC, DVT2.

Note: need not very accurate fitting because mobility, series resistance parameters are not determined yet.

Step 3: Extract low field mobility $U_0[L]$ for long and medium gate lengths.

So far, we have good fit with data in sub-threshold regions from long to short channel devices, and strong inversion for long channel devices. We need good fit for strong inversion in medium and short channel devices.

In linear region, current is to the first order, governed by low field mobility. So we start by tuning low field mobility values.

In short channel devices series resistance, coulombic scattering and enhanced mobility degradation effects are pronounced. To avoid the influence of these effects, long and medium channel length devices are selected to especially extract low field mobility parameters.

Extracted Parameters	Device & Experimental Data	Extraction Methodology
UP,LPA	Long and medium devices I_d v.s. $V_g @ V_d \sim 0.05V$ $U_0[L] = U_{00} \times (1 - UP \times L_{eff}^{-LPA})$	Observe strong inversion region I_{dlin} and G_{mlin} , extract $U_0[L]$ to get UP,LPA. i.e. for each L_i , find Y_i corresponding to L_i , fit (L_i, Y_i) by Eq(1) to extract UP,LPA). Refer to Figure 23 for instance.

Step 4: Extract mobility model and series resistance parameters for short gate lengths.

Extracted Parameters	Device & Experimental Data	Extraction Methodology
$Param_0, AParam,$ $BParam, LINT, LL, LLN$	Short and medium devices I_d v.s. $V_g @ V_d \sim 0.05V$	<ul style="list-style-type: none"> a. Observe strong inversion region I_{dlin} and G_{mlin}. Similar to Step 3, find values of $UA[L]$, $UD[L]$, $RDSW[L]$ and $\Delta L[L]$ that gives good fit to experimental data, varying them simultaneously. UA_0, UD_0 are provided from Step 1 and $RDSW_0$, $LINT$ are provided from parameter Initialization. b. Variation of each parameter with respect to L should be kept minimal with smooth continuous trend. c. From the length dependence of $UA[L]$, $UD[L]$, $RDSW[L]$ and $L[L]$, find AUA, BUA; AUD, BUD; $ARDSW$, $BRDSW$; LL, LLN.

Note: Step 3 parameters are extracted from long and medium channel lengths, whereas, Step 4 involves short and medium channel lengths. As in Step 4 'exponential' corrections are particularly pronounced for small L (short channel). Its Taylor expansion when L_{eff} is medium can give appropriate modifications when power functions alone don't fit very well for medium lengths. Thus, the extracted parameters remain valid for all channel lengths to bring forth the intended length dependence in effect.





Figure 23: Fit low field electron mobility with L_g

Figure 24: I_d vs V_g and G_m vs V_g @ $V_d \sim 0.05V$

Step 5: Refine geometry scaling parameters for mobility degradation parameters.

Refined Parameters	Device & Experimental Data	Extraction Methodology
AUA,AUD,ARDSW,LL	Short and medium devices I_d v.s. V_g @ $V_d \sim 0.05V$	Observe strong inversion region of all devices in the same plot; optimize AUA, AUD, ARDSW, LL.

Step 6: Refine all Group 1 scaling parameters.

Further optimize the parameters by repeating step 5 and 2. If not getting good fitting, tune LLN, BUA, BUD, BRDSW. If still not good, tune other parameters in Group 1 as appropriate. Iteration ends in step 5 and then proceeds to step 7. A sample fitting result up till this step is shown in Figure 24.

4.4 Saturation region

Step 7: Refine DIBL parameters.

Extracted Parameters	Device & Experimental Data	Extraction Methodology
ETA0, DSUB, CDSCD	Short and long devices I_d v.s. V_g @ $V_d \sim V_{dd}$	Observe sub-threshold region of all devices in the same plot. Optimize ETA0, DSUB, CDSCD.

Note: need not very accurate fitting because velocity saturation, smoothing function and output conductance parameters are not determined yet.

Step 8: Extract velocity saturation parameters for long and medium gate lengths

Extracted Parameters	Device & Experimental Data	Extraction Methodology
$VSAT_0$, $VSAT1_0$, $PTWG_0$, $KSATIV_0$, $MEXP_0$	long device and medium devices I_d v.s. V_g @ $V_d \sim V_{dd}$	Observe strong inversion region I_{dsat} , G_{msat} , I_dV_d .


Note: long channel alone is not enough to accurately extract velocity saturation parameters.

Step 9: Extract velocity saturation parameters for short and medium gate lengths

Extracted Parameters	Device & Experimental Data	Extraction Methodology
AVSAT, AVSAT1, APTWG, BVSAT, BVSAT1, BPTWG	short and medium devices I_d v.s. V_g @ $V_d \sim V_{dd}$	a. Observe strong inversion region of I_{dsat} and G_{msat} . Find $VSAT1[L_i]=X_i$, $VSAT[L_i]=Y_i$, $PTWG[L_i]=Z_i$ to fit data. b. Extract AVSAT1, BVSAT1 from (L_i, X_i) ; AVSAT,BVSAT from (L_i, Y_i) ; APTWG, BPTWG from (L_i, Z_i) .

Step 10: Refine geometry scaling parameters for velocity saturation, over the range from short to long channel devices.

Refined Parameters	Device & Experimental Data	Extraction Methodology
AVSAT, AVSAT1, APTWG	medium and short devices I_d v.s. V_g @ $V_d \sim V_{dd}$	Observe strong inversion region of all devices in the same plot. Optimize AVSAT, AVSAT1, APTWG.

Figure 25: I_d vs V_g and G_m vs V_g @ $V_d \sim V_{dd}$

Step 11: Refine Group 2 scaling parameters.

Further refine the geometry scaling parameters by repeating step 10 and 7. If not getting good fitting, tune BVSAT, BVSAT1, BPTWG. If still not good, tune other parameters in Group 2 as appropriate. Iteration ends in step 10 and then proceeds to step 13. A sample fitting result up till this step is shown in Figure 25.

4.5 Other Parameters representing important physical effects

Step 12: Extract GIDL current model parameters.

Extracted Parameters	Device & Experimental Data	Extraction Methodology
AGIDL, BGIDL, EGIDL	long and short devices I_d v.s. V_d @ different V_g	Observe sub-threshold region I_d v.s. V_g @ $V_d \sim V_{dd}$ & R_{out} v.s. V_d @ $V_g \sim 0V$.

Step 13: Extract output conductance parameters.

Extracted Parameters	Device & Experimental Data	Extraction Methodology
MEXP[L], PCLM, PDIBL1, PDIBL2, DROUT, PVAG	Long and short devices I_d v.s. V_d @ different V_g	Observe strong inversion region I_d v.s. V_d & G_d v.s. V_d @ different V_g .

4.6 Smoothing between Linear and Saturation regions

Step 14: Extract geometry scaling parameters for smoothing function parameter.

Extracted Parameters	Device & Experimental Data	Extraction Methodology
$MEXP_0$, AMEXP, BMEXP	$MEXP[L]$ v.s. L from Step 14, i.e. (L_i, X_i)	Observe data trend; extract AMEXP and BMEXP. An example is shown in Figure 26.

A sample global fitting result for $L_g=90$ nm N-Channel MOS is shown in Figure 27 as below.


4.7 Other Effects


Step 15: Temperature and Self-Heating Effects.

Extracted Parameters	Device & Experimental Data	Extraction Methodology
Thermal resistance (RTH_0) and capacitances (CTH_0) for the self-heating model and etc.	I_{ds} v.s. V_{gs} @ $V_d V_{dd}$ under different temperatures.	Observe data trend and tune RTH_0 , CTH_0 , TNOM, TBGA-SUB, TBGBSUB, etc.

Step 16: Gate / Junction leakage current

Extracted Parameters	Device & Experimental Data	Extraction Methodology
Gate tunneling current and junction current parameters.	I_{gb} v.s. V_{gs} @ $V_d 0V$.	Observe data trend and tune NIGBINV, AIGBINV, BIGBINV, CIGBINV, EIGBINV, AS, PS1, PS2, NJS, IJTHSFWD, BVS, XJBVS, AD, PD1, PD2, NJD, IJTHDFWD, BVD, XJBVD, etc.

Figure 26: MEXP vs L_g

Figure 27: I_d vs V_d and R_{out} vs V_d

Step 17: Advanced Feature

Extracted Parameters	Device & Experimental Data	Extraction Methodology
Non quasi static effect, noise model, poly depletion, generation recombination etc.	S-parameters, noise figure, CV measurement, etc.	Extract XRCRG1, XRCRG2, NOIA, NOIB, NOIC, FN1, FN2, AIGEN, BIGEN, etc.

5 Local parameter extraction for $CV - IV$

This procedure shows how to extract parameters for IV and CV fittings for device with a particular channel length. The procedure can be followed for both long and short channel devices for local fitting. In the future we plan to expand this section to include the global parameter extraction for the CV part, as done for the IV part in the previous section.

The complete $CV - IV$ fitting procedure consists of 7 steps. The procedure starts with fitting $C_{gg} - V_{gs}$ data at low V_{ds} (50mV) to extract PHIG, EOT and quantum mechanical effects related parameters. These parameters are used to fit IV data at low V_{ds} (50mV) to extract sub-threshold IV and mobility related parameters. The extracted parameters are utilized to fit the IV data at high V_{ds} (1V), to extract parameters related to V_{th} shift due to DIBL, V_{ds} dependence of sub-threshold slope, and velocity saturation. In the next step, $I_{ds} - V_{ds}$ data at various V_{gs} are fitted to extract parameters related to DIBL, Output conductance and CLM.




Figure 28: Fitting results from a self-consistent IV-CV Extraction

Since the saturation parameters are already extracted in step 3, we can use $C_{gg} - V_{gs}$ data at high V_{ds} (1V) to extract parameters related to CLM for the CV part. All 7 steps are summarized in the following table with description of the data used, bias conditions and list of extracted parameters with which part of data they affect.

CV-IV procedure applicable for devices with any channel length

Step	Data Used	Bias	Parameters extracted (Quantities influenced)
0	-	-	Initialize process and model control parameters such as TYPE, HFIN, TFIN, FPITCH, NFIN, NF, ASEO, ADEO, L, XL, LINT, DLC, GEOMOD etc.
1	$C_{gg} - V_{gs}$	$V_{ds} = 50mV$	PHIG (V_{fb}/V_{th}), EOT, QMTCENCV (Capacitance value at high V_{gs}) QM0, ETAQM, CFS, CFD (Parasitic capacitance params as needed)
2	$I_{ds} - V_{gs}, g_m$	$V_{ds} = 50mV$	CDSC (Sub-threshold slope), U0 (Low field mobility), UA, EU, ETAMOB (sharpness of g_m curve)
3	$I_{ds} - V_{gs}, g_m$	$V_{ds} = 1V$	CDSCD (V_{ds} dependence of Sub-threshold slope), ETA0, DSUB (V_{th} shift due to DIBL at high V_{ds}), VSAT, KSATIV (I_{ds}, g_m at moderate V_{gs}), VSAT1 (Saturation current at high V_{gs}), PTWG (g_m at high V_{gs})
4	$I_{ds} - V_{ds}, g_{ds}$	Various V_{gs} (0-1V)	PCLMG, PCLM (I_{ds}, g_{ds} at high V_{ds}), MEXP, VSAT1 (optimize by looping between step 3 and 4)
5	$C_{gg} - V_{gs}$	$V_{ds} = 1V$	PCLMCV
6	$C_{sg} - V_{gs}$	$V_{ds} = 50mV$	Step 1 ensures good fit of C_{sg} at low V_{ds}
7	$C_{sg} - V_{gs}$	$V_{ds} = 50mV$	Under investigation

6 Complete Parameter List

6.1 Both Model and Instance Parameters

The parameter types are based on user inputs and previous experience.

Name	Unit	Default	Min	Max	Description
L	m	30e-9	1e-9	-	Designed gate length
D	m	40e-9	1e-9	-	Diameter of cylinder ($GEOMOD = 3$)
TFIN	m	15e-9	1e-9	-	Fin thickness
FPITCH	m	80e-9	TFIN	-	Fin pitch
NFIN	-	1	> 0	-	Number of fins per finger
NFINNOM	-	0	0	-	Nominal Number of fins per finger
NGCON	-	1	1	2	Number of gate contacts
ASEO	m^2	0	0	-	Source to substrate overlap area through oxide (all fingers)
ADEO	m^2	0	0	-	Drain to substrate overlap area through oxide (all fingers)
PSEO	m	0	0	-	Perimeter of source to substrate overlap region through oxide (all fingers)
PDEO	m	0	0	-	Perimeter of drain to substrate overlap region through oxide (all fingers)
ASEJ	m^2	0	0	-	Source junction area (all fingers; for bulk MuGFETs, $BULKMOD = 1$)
ADEJ	m^2	0	0	-	Drain junction area (all fingers; for bulk MuGFETs, $BULKMOD = 1$)
PSEJ	m	0	0	-	Source junction perimeter (all fingers; for bulk MuGFETs, $BULKMOD = 1$)
PDEJ	m	0	0	-	Drain junction perimeter (all fingers; for bulk MuGFETs, $BULKMOD = 1$)
COVS	F/m see CGEO1SW	0	0	-	Constant gate to source overlap capacitance (for $CGEOMOD = 1$)
COVD	F/m see CGEO1SW	CVOS	0	-	Constant gate to drain overlap capacitance (for $CGEOMOD = 1$)
CGSP	F/m see CGEO1SW	0	0	-	Constant gate to source fringe capacitance (for $CGEOMOD = 1$)
CGDP	F/m see CGEO1SW	0	0	-	Constant gate to drain fringe capacitance (for $CGEOMOD = 1$)
CDSP	F	0	0	-	Constant drain to source fringe capacitance

Name	Unit	Default	Min	Max	Description
NRS	-	0	0	-	Number of source diffusion squares (for $RGEOMOD = 0$)
NRD	-	0	0	-	Number of drain diffusion squares (for $RGEOMOD = 0$)
LRSD	m	L	0	-	Length of the source/drain

6.2 Pure Instance Parameters

Name	Unit	Default	Min	Max	Description
NF	-	1	1	-	Number of fingers

6.3 Model Controllers and Process Parameters

Note: Binnable parameters are marked as ^(b)

Name	Unit	Default	Min	Max	Description
TYPE	-	NMOS	PMOS	NMOS	NMOS=1, PMOS=-1
BULKMOD	-	0	0	1	Substrate model selector. 0 = multi-gate on SOI substrate, 1 = multi-gate on bulk substrate.
GEOMOD	-	1	0	3	structure selector; 0 = double gate, 1 = triple gate, 2 = quadruple gate, 3 = cylindrical gate
GEO1SW	-	0	0	1	For CGEOMOD=1 only, GEO1SW=1 enables the parameters COVS, COVD, CGSP, and CGDP to be in F per fin, per gate-finger, per unit channel width
RDSMOD	-	0	0	1	bias-dependent, source/drain extension resistance model selector 0 = internal bias dependent, 1 = external, 2=internal
ASYMMOD	-	0	0	1	Asymmetric I-V model selector 0 = turn off, reverse mode parameters ignored, 1 = turn on
IGCMOD	-	0	0	1	model selector for Ig _c , Ig _s and Ig _d ; 1=turn on, 0=turn off
IGBMOD	-	0	0	1	model selector for Ig _b ; 1=turn on, 0=turn off

Name	Unit	Default	Min	Max	Description
GIDLMOD	-	0	0	1	GIDL/GISL current switcher; 1=turn on, 0=turn off
IIMOD	-	0	0	2	impact ionization model switch; 0 = OFF, 1 = BSIM4 based, 2 = BSIMSOI based
NQSMOD	-	0	0	1	NQS gate resistor and <i>gi</i> node switcher; 1=turn on, 0=turn off
SHMOD	-	0	0	1	Self-heating and <i>T</i> node switcher; 1=turn on, 0=turn off
RGATEMOD	-	0	0	1	Gate electrode resistor and <i>ge</i> node switcher ; 1=turn on, 0=turn off
RGEOMOD	-	0	0	1	bias independent parasitic resistance model selector (see sec. 3.15)
CGEOMOD	-	0	0	2	parasitic capacitance model selector (see sec. 3.15)
TEMPPMOD	-	0	0	1	Temperature dependence model selector
TNOIMOD	-	0	0	1	thermal noise model selector, 0 = charge-based, 1 = correlated noise model
SH_WARN	-	0	0	1	Warning on Self-Heating Network being disabled, 0 = Warning turned off, 1 = Warning turned on
IGCLAMP	-	1	0	1	Igs/Igd clamp selector, default value '1', 0 = Igs/Igd clamps turned off, 1 = Igs/Igd clamps turned on
XL ^b	<i>m</i>	0	-	-	L offset for channel length due to mask/etch effect
LINT ^b	<i>m</i>	0.0	-	-	Length reduction parameter (dopant diffusion effect)
LL	<i>m</i> ^(LLN+1)	0.0	-	-	Length reduction parameter (dopant diffusion effect)
LLN	-	1.0	-	-	Length reduction parameter (dopant diffusion effect)
DLC	<i>m</i>	0.0	-	-	Length reduction parameter for CV (dopant diffusion effect)
DLCACC	<i>m</i>	0.0	-	-	Length reduction parameter for CV in accumulation region (<i>BULKMOD</i> = 1)

Name	Unit	Default	Min	Max	Description
LLC	$m^{(LLN+1)}$	0.0	-	-	Length reduction parameter for CV (dopant diffusion effect)
DLBIN ^b	m	0.0	-	-	Length reduction parameter for binning
EOT	m	1.0e-9	1e-10	-	SiO_2 equivalent gate dielectric thickness (including inversion layer thickness)
TOXP	m	1.2e-9	1e-10	-	Physical oxide thickness
EOTBOX	m	140e-9	1e-9	-	SiO_2 equivalent buried oxide thickness (including substrate depletion)
HFIN	m	30e-9	1e-9	-	fin height
FECH	-	1.0	0	-	end-channel factor, for different orientation/shape (Mobility difference between the side channel and the top channel is handled by this parameter)
DELTAW	m	0.0	-	-	reduction of effective width due to shape of fin
FECHCV	-	1.0	0	-	CV end-channel factor, for different orientation/shape
DELTAWCV	m	0.0	-	-	CV reduction of effective width due to shape of fin
NBODY ^(b)	m^{-3}	1e22	-	-	channel (body) doping concentration
NBODYN1	-	0	-0.08	-	NFIN dependence of NBODY
NBODYN2	-	1e5	1e-5	-	NFIN dependence of NBODY
NSD	m^{-3}	2e26	2e25	1e27	S/D doping concentration
PHIG ^(b)	eV	4.61	0	-	Gate workfunction
PHIGL	eV/m	0	-	-	Length dependence of gate workfunction
PHIGLT	/m	0.0	-	-	Coupled NFIN and Length dependence of Gate workfunction
PHIGN1	-	0	-0.08	-	NFIN dependence of PHIG
PHIGN2	-	1e5	1e-5	-	NFIN dependence of PHIG
EPSROX	-	3.9	1	-	relative dielectric constant of the gate insulator
EPSRSUB	-	11.9	1	-	relative dielectric constant of the channel material
EASUB	eV	4.05	0	-	electron affinity of the substrate material
NI0SUB	m^{-3}	1.1e16	-	-	intrinsic carrier concentration of channel at 300.15K

Name	Unit	Default	Min	Max	Description
BG0SUB	eV	1.12	-	-	band gap of the channel material at 300.15K
NC0SUB	m^{-3}	2.86e25	-	-	conduction band density of states at 300.15K
NGATE ^(b)	m^{-3}	0	-	-	parameter for Poly Gate doping. Set $NGATE = 0$ for metal gates
IMIN	A/m^2	1e-15	0.0	-	parameter for voltage clamping for inversion region calc. in accumulation

6.4 Basic Model Parameters

Note: Binnable parameters are marked as ^(b)

Name	Unit	Default	Min	Max	Description
CIT ^(b)	F/m^2	0.0	-	-	parameter for interface trap
CDSC ^(b)	F/m^2	7e-3	0.0	-	coupling capacitance between S/D and channel
CDSCN1	-	0	-0.08	-	NFIN dependence of CDSC
CDSCN2	-	1e5	-	-	NFIN dependence of CDSC. It cannot be 0.
CDSCD ^(b)	F/m^2	7e-3	0.0	-	drain-bias sensitivity of CDSC
CDSCDN1	-	0	-0.08	-	NFIN dependence of CDSCD
CDSCDN2	-	1e5	1e-5	-	NFIN dependence of CDSCD
CDSCDR ^(b)	F/m^2	CDSCD	0.0	-	Reverse-mode drain-bias sensitivity
CDSCDRN1	-	CDSCDN1	-0.08	-	NFIN dependence of CDSCDR
CDSCDRN2	-	CDSCDN2	1e-5	-	NFIN dependence of CDSCDR
DVT0 ^(b)	-	0.0	0.0	-	SCE coefficient
DVT1 ^(b)	-	0.60	> 0	-	SCE exponent coefficient
DVT1SS ^(b)	-	DVT1	> 0	-	Subthreshold Swing exponent coefficient
PHIN ^(b)	V	0.05	-	-	nonuniform vertical doping effect on surface potential
ETA0 ^(b)	-	0.60	0.0	-	DIBL coefficient
ETA0LT	/m	0.0	-	-	Coupled NFIN and Length dependence of ETA0
ETA0N1	-	0	-0.08	-	NFIN dependence of ETA0
ETA0N2	-	0	1e-5	-	NFIN dependence of ETA0
DSUB ^(b)	-	1.06	> 0	-	DIBL exponent coefficient
DVTP0 ^(b)	-	0	-	-	Coefficient for Drain-Induced Vth Shift (DITS)
DVTP1 ^(b)	-	0	-	-	DITS exponent coefficient
K1RSCE ^(b)	$V^{1/2}$	0.0	-	-	prefactor for reverse short channel effect
LPE0 ^(b)	m	5e-9	$-L_{eff}$	-	equivalent length of pocket region at zero bias
K0 ^(b)	V	-	-	-	Lateral NUD parameter
K0SI ^(b)	-	1.0	> 0	-	Correction factor for strong inversion/ g_m
DVTSHIFT ^(b)	V	0.0	-	-	Additional Vth shift handle
PHIBE ^(b)	V	0.7	0.2	1.2	Body-effect voltage parameter

Name	Unit	Default	Min	Max	Description
K1 ^(b)	$V^{1/2}$	0.0	0.0	-	Body-effect coefficient for subthreshold region
QMFACTOR ^(b)	-	0.0	-	-	prefactor for QM V_{th} shift correction
QMTCENCV ^(b)	-	0.0	-	-	prefactor/switch for QM effective width and oxide thickness correction for CV
QMTCENCVA ^(b)	-	0.0	-	-	prefactor/switch for QM effective width and oxide thickness correction for accumulation region CV
ETAQM	-	0.54	-	-	body-charge coefficient for QM charge centroid
QM0	V	1e-3	> 0	-	normalization parameter for QM charge centroid (inversion)
PQM	-	0.66	-	-	Fitting parameter for QM charge centroid (inversion)
QM0ACC	V	1e-3	> 0	-	normalization parameter for QM charge centroid (accumulation)
PQMACC	-	0.66	-	-	Fitting parameter for QM charge centroid (accumulation)
VSAT ^(b)	m/s	85000	-	-	saturation velocity for the saturation region
VSATN1	-	0	-0.08	-	NFIN dependence of VSAT
VSATN2	-	1e5	1e-5	-	NFIN dependence of VSAT
VSAT1 ^(b)	m/s	VSAT	-	-	saturation velocity for the linear region in forward mode
VSAT1N1	-	0	-0.08	-	NFIN dependence of VSAT1
VSAT1N2	-	1e5	1e-5	-	NFIN dependence of VSAT1
VSAT1R ^(b)	m/s	VSAT1	-	-	saturation velocity for the linear region in reverse mode
VSAT1RN1	-	VSAT1N1	-0.08	-	NFIN dependence of VSAT1R
VSAT1RN2	-	VSAT1N2	1e-5	-	NFIN dependence of VSAT1R
DELTAVSAT ^(b)	-	1.0	0.01	-	velocity saturation parameter in the linear region
PSAT ^(b)	-	2.0	2.0	-	Exponent for field for velocity saturation
KSATIV ^(b)	-	1.0	-	-	parameter for long channel V_{dsat}
VSATCV ^(b)	m/s	VSAT	-	-	saturation velocity for the capacitance model
DELTAVSATCV ^(b)	-	DELTAVSAT	0.01	-	velocity saturation parameter in the linear region for the capacitance model

Name	Unit	Default	Min	Max	Description
PSATCV ^(b)	-	PSAT	2.0	-	Exponent for field for velocity saturation for the capacitance model
MEXP ^(b)	-	4	2	-	smoothing function factor for Vdsat
MEXPR ^(b)	-	MEXP	2	-	Reverse-mode smoothing function factor for Vdsat
PTWG ^(b)	V^{-2}	0.0	-	-	Correction factor for velocity saturation in forward mode
PTWGR ^(b)	V^{-2}	PTWG	-	-	Correction factor for velocity saturation in reverse mode
A1 ^(b)	V^{-2}	0.0	-	-	Non-saturation effect parameter in strong inversion region
A2 ^(b)	V^{-1}	0.0	-	-	Non-saturation effect parameter in moderate inversion region
U0 ^(b)	$m^2/V - s$	3e-2	-	-	low field mobility
U0LT	/m	0.0	-	-	Coupled NFIN and Length dependence of U0
U0N1	-	0	-0.08	-	NFIN dependence of U0
U0N2	-	1e5	1e-5	-	NFIN dependence of U0
CHARGEWF	-	0	-1	1	Average channel charge weighting (sampling) factor, +1 : source-side, 0 : middle, -1 : drain-side
ETAMOB ^(b)	-	2.0	-	-	effective field parameter
UP ^(b)	μm^{LPA}	0.0	-	-	mobility L coefficient
LPA	-	1.0	-	-	mobility L power coefficient
UA ^(b)	$(cm/MV)^{EU}$	0.3	> 0.0	-	phonon / surface roughness scattering parameter
UC ^(b)	$(1.0e - 6 * cm/MV^2)^{EU}$	0.0	-	-	body effect coefficient for mobility (BULKMOD=1)
EU ^(b)	cm/MV	2.5	> 0.0	-	phonon / surface roughness scattering parameter
UD ^(b)	cm/MV	0.0	> 0.0	-	columbic scattering parameter
UCS ^(b)	-	1.0	> 0.0	-	columbic scattering parameter
PCLM ^(b)	-	0.013	> 0.0	-	Channel Length Modulation (CLM) parameter
PCLMG ^(b)	-	0	-	-	Gate bias dependent parameter for channel Length Modulation (CLM)
RDSWMIN	$\Omega - \mu_m^{WR}$	0.0	0.0	-	<i>RDSMOD</i> = 0 S/D extension resistance per unit width at high V_{gs}
RDSW ^(b)	$\Omega - \mu_m^{WR}$	100	0.0	-	<i>RDSMOD</i> = 0 zero bias S/D extension resistance per unit width

Name	Unit	Default	Min	Max	Description
RSPWMIN	$\Omega - \mu_m^{WR}$	0.0	0.0	-	$RDSMOD = 1$ source extension resistance per unit width at high V_{gs}
RSW ^(b)	$\Omega - \mu_m^{WR}$	50	0.0	-	$RDSMOD = 1$ zero bias source extension resistance per unit width
RDPWMIN	$\Omega - \mu_m^{WR}$	0.0	0.0	-	$RDSMOD = 1$ drain extension resistance per unit width at high V_{gs}
RDW ^(b)	$\Omega - \mu_m^{WR}$	50	0.0	-	$RDSMOD = 1$ zero bias drain extension resistance per unit width
RSDR	V^{-PRSDR}	0.0	0.0	-	$RDSMOD = 1$ source side drift resistance parameter in forward mode
RSDRR	V^{-PRSDR}	RSDR	0.0	-	$RDSMOD = 1$ source side drift resistance parameter in reverse mode
RDDR	V^{-PRDDR}	RSDR	0.0	-	$RDSMOD = 1$ drain side drift resistance parameter in forward mode
RSDRR	V^{-PRDDR}	RDDR	0.0	-	$RDSMOD = 1$ drain side drift resistance parameter in reverse mode
PRWGS ^(b)	V^{-1}	0.0	0.0	-	source side quasi-saturation parameter
PRWGD ^(b)	V^{-1}	PRWGS	0.0	-	drain side quasi-saturation parameter
PRSDR	-	1.0	0.0	-	$RDSMOD = 1$ drain side drift resistance parameter in forward mode
PRDDR	-	PRSDR	0.0	-	$RDSMOD = 1$ drain side drift resistance parameter in reverse mode
WR ^(b)	-	1.0	-	-	W dependence parameter of S/D extension resistance
RGEXT	Ω	0.0	0.0	-	Effective gate electrode external resistance (Experimental)
RGFIN	Ω	1.0e-3	1.0e-3	-	Effective gate electrode resistance per fin per finger
RSHS	Ω	0.0	0.0	-	Source-side sheet resistance
RSHD	Ω	RSHS	0.0	-	Drain-side sheet resistance
PDIBL1 ^(b)	-	1.30	0.0	-	parameter for DIBL effect on Rout in forward mode
PDIBL1R ^(b)	-	PDIBL1	0.0	-	parameter for DIBL effect on Rout in reverse mode
PDIBL2 ^(b)	-	2e-4	0.0	-	parameter for DIBL effect on Rout
DROUT ^(b)	-	1.06	> 0.0	-	L dependence of DIBL effect on Rout
PVAG ^(b)	-	1.0	-	-	V_{gs} dependence on early voltage
TOXREF	m	1.2e-9	> 0.0	-	Nominal gate oxide thickness for Gate tunneling current
TOXG	m	TOXP	> 0.0	-	Oxide thickness for gate current model

Name	Unit	Default	Min	Max	Description
NTOX ^(b)	-	1.0	-	-	Exponent for gate oxide ratio
AIGBINV ^(b)	$(Fs^2/g)^{0.5} * m^{-1}$	1.11e-2	-	-	parameter for Igb in inversion
BIGBINV ^(b)	$(Fs^2/g)^{0.5} * m^{-1}V^{-1}$	9.49e-4	-	-	parameter for Igb in inversion
CIGBINV ^(b)	V^{-1}	6.00e-3	-	-	parameter for Igb in inversion
EIGBINV ^(b)	V	1.1	-	-	parameter for Igb in inversion
NIGBINV ^(b)	-	3.0	> 0.0	-	parameter for Igb in inversion
AIGBACC ^(b)	$(Fs^2/g)^{0.5} * m^{-1}$	1.36e-2	-	-	parameter for Igb in accumulation
BIGBACC ^(b)	$(Fs^2/g)^{0.5} * m^{-1}V^{-1}$	1.71e-3	-	-	parameter for Igb in accumulation
CIGBACC ^(b)	V^{-1}	7.5e-2	-	-	parameter for Igb in accumulation
NIGBACC ^(b)	-	1.0	> 0.0	-	parameter for Igb in accumulation
AIGC ^(b)	$(Fs^2/g)^{0.5} * m^{-1}$	1.36e-2	-	-	parameter for Igc in inversion
BIGC ^(b)	$(Fs^2/g)^{0.5} * m^{-1}V^{-1}$	1.71e-3	-	-	parameter for Igc in inversion
CIGC ^(b)	V^{-1}	0.075	-	-	parameter for Igc in inversion
PIGCD ^(b)	-	1.0	> 0.0	-	V_{ds} dependence of Igcs and Igcd
DLCIGS	m	0.0	-	-	Delta L for Igs model.
AIGS ^(b)	$(Fs^2/g)^{0.5} * m^{-1}$	1.36e-2	-	-	parameter for Igs in inversion
BIGS ^(b)	$(Fs^2/g)^{0.5} * m^{-1}V^{-1}$	1.71e-3	-	-	parameter for Igs in inversion
CIGS ^(b)	V^{-1}	0.075	-	-	parameter for Igs in inversion
DLCIGD	m	DLCIGS	-	-	Delta L for Igd model.
AIGD ^(b)	$(Fs^2/g)^{0.5} * m^{-1}$	AIGS	-	-	parameter for Igd in inversion
BIGD ^(b)	$(Fs^2/g)^{0.5} * m^{-1}V^{-1}$	BIGS	-	-	parameter for Igd in inversion
CIGD ^(b)	V^{-1}	CIGS	-	-	parameter for Igd in inversion
VFBSD	V	0.0	-	-	Flat band voltage for S/D region
VFBSDCV	V	VFBSD	-	-	Flat band voltage for S/D region for C-V calculations
POXEDGE ^(b)	-	1	> 0.0	-	Factor for the gate edge Tox
AGIDL ^(b)	Ω^{-1}	6.055e-12	-	-	pre-exponential coeff. for GIDL
BGIDL ^(b)	V/m	0.3e9	-	-	exponential coeff. for GIDL
CGIDL ^(b)	V^3	0.2	-	-	parameter for body bias effect of GIDL
EGIDL ^(b)	V	0.2	-	-	band bending parameter for GIDL
PGIDL ^(b)	-	1.0	-	-	Exponent of electric field for GIDL
AGISL ^(b)	Ω^{-1}	AIGDL	-	-	pre-exponential coeff for GISL.
BGISL ^(b)	V/m	BGIDL	-	-	exponential coeff. for GISL
CGISL ^(b)	V^3	CGIDL	-	-	parameter for body bias effect of GISL

Name	Unit	Default	Min	Max	Description
EGISL ^(b)	V	EGIDL	-	-	band bending parameter for GISL
PGISL ^(b)	-	PGIDL	-	-	Exponent of electric field for GISL
ALPHA0 ^(b)	$m \cdot V^{-1}$	0.0	-	-	first parameter of Iii (IIMOD=1)
ALPHA1 ^(b)	V^{-1}	0.0	-	-	L scaling parameter of Iii (IIMOD=1)
ALPHAI0 ^(b)	$m \cdot V^{-1}$	0.0	-	-	first parameter of Iii (IIMOD=2)
ALPHAI1 ^(b)	V^{-1}	0.0	-	-	L scaling parameter of Iii (IIMOD=2)
BETA0 ^(b)	V^{-1}	0.0	-	-	Vds dependent paramter of Iii (IIMOD=1)
BETAII0 ^(b)	V^{-1}	0.0	-	-	Vds dependent paramter of Iii (IIMOD=2)
BETAII1 ^(b)	-	0.0	-	-	Vds dependent paramter of Iii (IIMOD=2)
BETAII2 ^(b)	V	0.1	-	-	Vds dependent paramter of Iii (IIMOD=2)
ESATII ^(b)	V/m	1.0e7	-	-	Saturation channel E-Field for Iii (IIMOD=2)
LII ^(b)	$V - m$	0.5e-9	-	-	Channel length dependent parameter of Iii (IIMOD=2)
SII0 ^(b)	V^{-1}	0.5	-	-	Vgs dependent paramter of Iii (IIMOD=2)
SII1 ^(b)	-	0.1	-	-	Vgs dependent paramter of Iii (IIMOD=2)
SII2 ^(b)	V	0.0	-	-	Vgs dependent paramter of Iii (IIMOD=2)
SIID ^(b)	V	0.0	-	-	Vds dependent paramter of Iii (IIMOD=2)
EOTACC	m	EOT	1e-10	-	SiO_2 equivalent gate dielectric thickness for accumulation region
DELVFBACC	V	0.0	-	-	Additional V_{fb} shift required for accumulation region
PCLMCV ^(b)	-	PCLM	> 0.0	-	Channel Length Modulation (CLM) parameter for the capacitance model
CFS ^(b)	F/m	2.5e-11	0.0	-	source-side outer fringe cap (for CGEOMOD = 0)
CFD ^(b)	F/m	CFS	0.0	-	drain-side outer fringe cap (for CGEOMOD = 0)
CGSO	F/m	calculated	0.0	-	Non LDD region source-gate overlap capacitance per unit channel width (for CGEOMOD = 0, 2)

Name	Unit	Default	Min	Max	Description
CGDO	F/m	calculated	0.0	-	Non LDD region drain-gate overlap capacitance per unit channel width (for $CGEOMOD = 0, 2$)
CGSL ^(b)	F/m	0	0.0	-	Overlap capacitance between gate and lightly-doped source region (for $CGEOMOD = 0, 2$)
CGDL ^(b)	F/m	CGSL	0.0	-	Overlap capacitance between gate and lightly-doped drain region (for $CGEOMOD = 0, 2$)
CKAPPAS ^(b)	V	0.6	0.02	-	Coefficient of bias-dependent overlap capacitance for the source side (for $CGEOMOD = 0, 2$)
CKAPPAD ^(b)	V	CKAPPAS	0.02	-	Coefficient of bias-dependent overlap capacitance for the drain side (for $CGEOMOD = 0, 2$)
CGBO	F/m	0	0.0	-	Gate-substrate overlap capacitance per unit channel length per finger per gate contact
CGBN	F/m	0	0.0	-	Gate-substrate overlap capacitance per unit channel length per finger per fin
CSDESW	F/m	0	0.0	-	Source/drain sidewall fringing capacitance per unit length
CJS	F/m^2	0.0005	0.0	-	Unit area source-side junction capacitance at zero bias
CJD	F/m^2	CJS	0.0	-	Unit area drain-side junction capacitance at zero bias
CJSWS	F/m	5.0e-10	0.0	-	Unit length sidewall junction capacitance at zero bias (source-side)
CJSWD	F/m	CJSWS	0.0	-	Unit length sidewall junction capacitance at zero bias (drain-side)
CJSWGS	F/m	0.0	0.0	-	Unit length gate sidewall junction capacitance at zero bias (source-side)
CJSWGD	F/m	CJSWGS	0.0	-	Unit length gate sidewall junction capacitance at zero bias (drain-side)
PBS	V	1.0	0.01	-	Bottom junction built-in potential (source-side)
PBD	V	PBS	0.01	-	Bottom junction built-in potential (drain-side)
PBSWS	V	1.0	0.01	-	Isolation-edge sidewall junction built-in potential (source-side)

Name	Unit	Default	Min	Max	Description
PBSWD	V	PBSWS	0.01	-	Isolation-edge sidewall junction built-in potential (drain-side)
PBSWGS	V	PBSWS	0.01	-	Gate-edge sidewall junction built-in potential (source-side)
PBSWGD	V	PBSWGS	0.01	-	Gate-edge sidewall junction built-in potential (drain-side)
MJS	-	0.5	> 0	-	Source bottom junction capacitance grading coefficient
MJD	-	MJS	> 0	-	Drain bottom junction capacitance grading coefficient
MJSWS	-	0.33	> 0	-	Isolation-edge sidewall junction capacitance grading coefficient (source-side)
MJSWD	-	MJSWS	> 0	-	Isolation-edge sidewall junction capacitance grading coefficient (drain-side)
MJSWGS	-	MJSWS	> 0	-	Gate-edge sidewall junction capacitance grading coefficient (source-side)
MJSWGD	-	MJSWGS	> 0	-	Gate-edge sidewall junction capacitance grading coefficient (drain-side)
SJS	-	0.0	0.0	-	Constant for source-side two-step second junction capacitance
SJD	-	SJS	0.0	-	Constant for drain-side two-step second junction capacitance
SJSWS	-	0.0	0.0	-	Constant for sidewall two-step second junction capacitance (source-side)
SJSWD	-	SJSWS	0.0	-	Constant for sidewall two-step second junction capacitance (drain-side)
SJSWGS	-	0.0	0.0	-	Constant for gate sidewall two-step second junction capacitance (source-side)
SJSWGD	-	SJSWGS	0.0	-	Constant for gate sidewall two-step second junction capacitance (drain-side)
MJS2	-	0.125	-	-	Source bottom two-step second junction capacitance grading coefficient
MJD2	-	MJS2	-	-	Drain bottom two-step second junction capacitance grading coefficient
MJSWS2	-	0.083	-	-	Isolation-edge sidewall two-step second junction capacitance grading coefficient (source-side)
MJSWD2	-	MJSWS2	-	-	Isolation-edge sidewall two-step second junction capacitance grading coefficient (drain-side)

Name	Unit	Default	Min	Max	Description
MJSWGS2	-	MJSWS2	-	-	Gate-edge sidewall two-step second junction capacitance grading coefficient (source-side)
MJSWGD2	-	MJSWGS2	-	-	Gate-edge sidewall two-step second junction capacitance grading coefficient (drain-side)
JSS	A/m^2	1.0e-4	0.0	-	Bottom source junction reverse saturation current density
JSD	A/m^2	JSS	0.0	-	Bottom drain junction reverse saturation current density
JSWS	A/m	0	0.0	-	Unit length reverse saturation current for isolation-edge source sidewall junction
JSWD	A/m	JSWS	0.0	-	Unit length reverse saturation current for isolation-edge drain sidewall junction
JSWGS	A/m	0	0.0	-	Unit length reverse saturation current for gate-edge source sidewall junction
JSWGD	A/m	JSWGS	0.0	-	Unit length reverse saturation current for gate-edge drain sidewall junction
JTSS	A/m^2	0	0.0	-	Bottom source junction trap-assisted saturation current density
JTSD	A/m^2	JTSS	0.0	-	Bottom drain junction trap-assisted saturation current density
JTSSWS	A/m	0	0.0	-	Unit length trap-assisted saturation current for isolation-edge source sidewall junction
JTSSWD	A/m	JTSSWS	0.0	-	Unit length trap-assisted saturation current for isolation-edge drain sidewall junction
JTSSWGS	A/m	0	0.0	-	Unit length trap-assisted saturation current for gate-edge source sidewall junction
JTSSWGD	A/m	JTSSWGS	0.0	-	Unit length trap-assisted saturation current for gate-edge drain sidewall junction
JTWEFF	m	0	0.0	-	Trap assisted tunneling current width dependence
NJS	-	1.0	0.0	-	Source junction emission coefficient
NJD	-	NJS	0.0	-	Drain junction emission coefficient

Name	Unit	Default	Min	Max	Description
NJTS	-	20	0.0	-	Non-ideality factor for JTSS
NJTSD	-	NJTS	0.0	-	Non-ideality factor for JTSD
NJTSSW	-	20	0.0	-	Non-ideality factor for JTSSWS
NJTSSWD	-	NJTSSW	0.0	-	Non-ideality factor for JTSSWD
NJTSSWG	-	20	0.0	-	Non-ideality factor for JTSSWGS
NJTSSWGD	-	NJTSSWG	0.0	-	Non-ideality factor for JTSSWGD
VTSS	V	10	0.0	-	Bottom source junction trap-assisted current voltage dependent parameter
VTSD	V	VTSS	0.0	-	Bottom drain junction trap-assisted current voltage dependent parameter
VTSSWS	V	10	0.0	-	Unit length trap-assisted current voltage dependent parameter for sidewall source junction
VTSSWD	V	VTSSWS	0.0	-	Unit length trap-assisted current voltage dependent parameter for sidewall drain junction
VTSSWGS	V	10	0.0	-	Unit length trap-assisted current voltage dependent parameter for gate-edge sidewall source junction
VTSSWGD	V	VTSSWGS	0.0	-	Unit length trap-assisted current voltage dependent parameter for gate-edge sidewall drain junction
IJTHSFWD	A	0.1	$10I_{sbs}$	-	Forward source diode breakdown limiting current
IJTHDFWD	A	IJTHSFWD	$10I_{sbd}$	-	Forward drain diode breakdown limiting current
IJTHSREV	A	0.1	$10I_{sbs}$	-	Reverse source diode breakdown limiting current
IJTHDREV	A	IJTHSREV	$10I_{sbd}$	-	Reverse drain diode breakdown limiting current
BVS	V	10.0	-	-	Source diode breakdown voltage
BVD	V	BVS	-	-	Drain diode breakdown voltage
XJBVS	-	1.0	-	-	Fitting parameter for source diode breakdown current. XJBVS cannot be 0.
XJBVD	-	XJBVS	-	-	Fitting parameter for source diode breakdown current. XJBVD cannot be 0.
LINTIGEN	m	0.0	-	$L_{eff}/2$	L_{int} offset for R/G current

Name	Unit	Default	Min	Max	Description
NTGEN ^(b)	-	1.0	> 0.0	-	parameter for R/G current (Experimental)
AIGEN ^(b)	$m^{-3}V^{-1}$	0.0	-	-	parameter for R/G current (Experimental)
BIGEN ^(b)	$m^{-3}V^{-3}$	0.0	-	-	parameter for R/G current (Experimental)
XRCRG1 ^(b)	-	12.0	0.0 or $\geq 10^{-3}$	-	parameter for non quasi-static gate resistance (NQSMOD=1) and NQSMOD=2
XRCRG2 ^(b)	-	1.0	-	-	parameter for non quasi-static gate resistance (NQSMOD=1) and NQSMOD=2
EF	-	1.0	> 0.0	2.0	Flicker noise frequency exponent
LINTNOI	m	0.0	-	$L_{eff}/2$	L_{int} offset for flicker noise calculation
EM	V/m	4.1e7	-	-	Flicker noise parameter
NOIA	$eV^{-1} * s^{1-EF} m^{-3}$	6.250e39	-	-	Flicker noise parameter
NOIB	$eV^{-1} * s^{1-EF} m^{-1}$	3.125e24	-	-	Flicker noise parameter
NOIC	$eV^{-1} * s^{1-EF} m$	8.750e7	-	-	Flicker noise parameter
NTNOI	-	1.0	0.0	-	Thermal noise parameter
RNOIA	-	0.577	-	-	Thermal noise parameter
RNOIB	-	0.37	-	-	Thermal noise parameter
TNOIA	m^{-1}	1.5	0.0	-	Thermal noise parameter
TNOIB	m^{-1}	3.5	0.0	-	Thermal noise parameter
RNOIK		0	0.0	-	Empirical parameter for Sid level at low Ids
TNOIK	m^{-1}	0	-	-	Empirical parameter for Leff trend of Sid at low Ids
TNOIK2		0.1	0.0	-	Empirical parameter for Leff trend of Sid at low Ids
NVTM	V	nkT/q	0	-	If provided NVTM will override nkT/q calculated in the model
THETASCE	-	Θ_{SCE}	-	-	If provided THETASCE will override Θ_{SCE} (see 3.242) calculated in the model
THETASW	-	Θ_{SW}	-	-	If provided THETASW will override Θ_{SW} (see 3.239) calculated in the model
THETADIBL	-	Θ_{DIBL}	-	-	If provided THETADIBL will override Θ_{DIBL} (see 3.244) calculated in the model

Name	Unit	Default	Min	Max	Description
TFIN_BASE	m	0	0	inf	Base Body (Fin) thickness, for Trapezoidal Triple Gate
TFIN_TOP	m	0	0	-	Top Body (Fin) thickness, for Trapezoidal Triple Gate
ACH_UFCM	m^2	1	-	-	Area of the Channel for the Unified Model
CINS_UFCM	$\frac{F}{m}$	1	-	-	Insulator Capacitance for the Unified Model
W_UFCM	m	1	-	-	Effective Channel Width for the Unified Model
ALPHA_UFCM	-	$\frac{1}{1.8}$	-	-	Mobile charge scaling term taking QM effects into account

6.5 Parameters for geometry-dependent parasitics

The parameters listed in this section are for RGEOMOD = 1 and CGEOMOD = 2.

Name	Unit	Default	Min	Max	Description
HEPI	m	10e-9	-	-	Height of the raised source/drain on top of the fin
TSILI	m	10e-9	-	-	Thickness of the silicide on top of the raised source/drain
RHOC	$\Omega - m^2$	1e-12	1e-18	10e-9	Contact resistivity at the silicon/silicide interface
RHORSD	$\Omega - m$	calculated	0	-	Average resistivity of silicon in the raised source/drain region
CRATIO	-	0.5	0	1	Ratio of the corner area filled with silicon to the total corner area
DELTAPRSD	m	0.0	-	FPITCH	Change in silicon/silicide interface length due to non-rectangular epi
SDTERM	-	0	0	1	Indicator of whether the source/drain are terminated with silicide
LSP	m	0.2(L+XL)	> 0	-	Thickness of the gate sidewall spacer
EPSRSP	-	3.9	1	-	Relative dielectric constant of the gate sidewall spacer material
TGATE	m	30e-9	0	-	Gate height on top of the hard mask
TMASK	m	30e-9	0	-	Height of the hard mask on top of the fin
ASILIEND	m^2	0	0	-	Extra silicide cross sectional area at the two ends of the FinFET
ARSDEND	m^2	0	0	-	Extra raised source/drain cross sectional area at the two ends of the FinFET
PRSDEND	m	0	0	-	Extra silicon/silicide interface perimeter at the two ends of the FinFET
NSDE	m^{-3}	2e25	1e25	1e26	Active doping concentration at the channel edge
RGEOA	-	1.0	-	-	Fitting parameter for RGEOMOD=1
RGEOB	m^{-1}	0	-	-	Fitting parameter for RGEOMOD=1
RGEOC	m^{-1}	0	-	-	Fitting parameter for RGEOMOD=1
RGEOD	m^{-1}	0	-	-	Fitting parameter for RGEOMOD=1
RGEOE	m^{-1}	0	-	-	Fitting parameter for RGEOMOD=1
CGEOA	-	1.0	-	-	Fitting parameter for CGEOMOD=2
CGEOB	m^{-1}	0	-	-	Fitting parameter for CGEOMOD=2

Name	Unit	Default	Min	Max	Description
CGEOC	m^{-1}	0	-	-	Fitting parameter for CGEOMOD=2
CGEOD	m^{-1}	0	-	-	Fitting parameter for CGEOMOD=2
CGEOE	-	1.0	-	-	Fitting parameter for CGEOMOD=2

6.6 Parameters for Temperature Dependence and Self-heating

Note: Binnable parameters are marked as ^(b)

Name	Unit	Default	Min	Max	Description
TNOM	C	27	-273.15	-	Temperature at which the model is extracted (in Celcius)
TBGASUB	eV/K	7.02e-4	-	-	Bandgap Temperature Coefficient
TBGBSUB	K	1108.0	-	-	Bandgap Temperature Coefficient
KT1 ^(b)	V	0.0	-	-	V_{th} Temperature Coefficient
KT1L	$V \cdot m$	0.0	-	-	V_{th} Temperature Coefficient
TSS ^(b)	$1/K$	0.0	-	-	Subthreshold Swing Temperature Coefficient
TETA0	$1/K$	0.0	-	-	Temperature dependence of DIBL coefficient
TETA0R	$1/K$	0.0	-	-	Temperature dependence of Reverse-mode DIBL coefficient
UTE ^(b)	-	0.0	-	-	Mobility Temperature Coefficient
UTL ^(b)	-	-1.5e-3	-	-	Mobility Temperature Coefficient
EMOBT ^(b)	-	0.0	-	-	Temperature Coefficient of ETAMOB
UA1 ^(b)	-	1.032e-3	-	-	Mobility Temperature Coefficient for UA
UC1 ^(b)	-	0.056e-9	-	-	Mobility Temperature Coefficient for UC
UD1 ^(b)	-	0.0	-	-	Mobility Temperature Coefficient
UCSTE ^(b)	-	-4.775e-3	-	-	Mobility Temperature Coefficient
AT ^(b)	$1/K$	-0.00156	-	-	Saturation Velocity Temperature Coefficient
ATCV ^(b)	$1/K$	AT	-	-	Saturation Velocity Temperature Coefficient for C-V
A11 ^(b)	V^{-2}/K	0.0	-	-	Temperature dependence of non-saturation effect parameter for strong inversion region
A21 ^(b)	V^{-1}/K	0.0	-	-	Temperature dependence of non-saturation effect parameter for moderate inversion region
K01 ^(b)	V/K	0.0	-	-	Temperature dependence of K0
K0SI1 ^(b)	$1/K$	0.0	-	-	Temperature dependence of K0SI
K11 ^(b)	$V^{1/2}/K$	0.0	-	-	Temperature dependence of K1
TMEXP ^(b)	$1/K$	0.0	-	-	Temperature Coefficient for $V_{ds,eff}$ smoothing

Name	Unit	Default	Min	Max	Description
TMEXPR ^(b)	1/K	TMEXP	-	-	Reverse-mode Temperature Coefficient for V_{dseff} smoothing
PTWGT ^(b)	1/K	0.004	-	-	PTWG Temperature Coefficient
PRT ^(b)	1/K	0.001	-	-	Series Resistance Temperature Coefficient
TRSDR ^(b)	1/K	0.0	-	-	Source side drift resistance Temperature Coefficient
TRDDR ^(b)	1/K	TRSDR	-	-	Drain side drift resistance Temperature Coefficient
IIT ^(b)	-	-0.5	-	-	Impact Ionization Temperature Coefficient (IIMOD=1)
TII ^(b)	-	0.0	-	-	Impact Ionization Temperature Coefficient (IIMOD=2)
ALPHA01 ^(b)	$m \cdot V^{-1}/K$	0.0	-	-	Temperature dependence of ALPHA0
ALPHA11 ^(b)	V^{-1}/K	0.0	-	-	Temperature dependence of ALPHA1
ALPHAI01 ^(b)	$m \cdot V^{-1}/K$	0.0	-	-	Temperature dependence of ALPHAI0
ALPHAI11 ^(b)	V^{-1}/K	0.0	-	-	Temperature dependence of ALPHAI1
TGIDL ^(b)	1/K	-0.003	-	-	GISL/GIDL Temperature Coefficient
IGT ^(b)	-	2.5	-	-	Gate Current Temperature Coefficient
AIGBINV1 ^(b)	$(Fs^2/g)^{0.5}m^{-1}/K$	0.0	-	-	Temperature dependence of AIGBINV
AIGBACC1 ^(b)	$(Fs^2/g)^{0.5}m^{-1}/K$	0.0	-	-	Temperature dependence of AIGBACC
AIGC1 ^(b)	$(Fs^2/g)^{0.5}m^{-1}/K$	0.0	-	-	Temperature dependence of AIGC
AIGS1 ^(b)	$(Fs^2/g)^{0.5}m^{-1}/K$	0.0	-	-	Temperature dependence of AIGS
AIGD1 ^(b)	$(Fs^2/g)^{0.5}m^{-1}/K$	0.0	-	-	Temperature dependence of AIGD
TCJ	1/K	0.0	-	-	Temperature coefficient for CJS/CJD
TCJSW	1/K	0.0	-	-	Temperature coefficient for CJSWS/CJSWD
TCJSWG	1/K	0.0	-	-	Temperature coefficient for CJSWGS/CJSWGD
TPB	1/K	0.0	-	-	Temperature coefficient for PBS/PBD
TPBSW	1/K	0.0	-	-	Temperature coefficient for PB-SWS/PBSWD
TPBSWG	1/K	0.0	-	-	Temperature coefficient for PB-SWGS/PBSWGD
XTIS	-	3.0	-	-	Source junction current temperature exponent
XTID	-	XTIS	-	-	Drain junction current temperature exponent

Name	Unit	Default	Min	Max	Description
XTSS	-	0.02	-	-	Power dependence of JTSS on temperature
XTSD	-	XTSS	-	-	Power dependence of JTSD on temperature
XTSSWS	-	0.02	-	-	Power dependence of JTSSWS on temperature
XTSSWD	-	XTSSWS	-	-	Power dependence of JTSSWD on temperature
XTSSWGS	-	0.02	-	-	Power dependence of JTSSWGS on temperature
XTSSWGD	-	XTSSWGS	-	-	Power dependence of JTSSWGD on temperature
TNJTS	-	0.0	-	-	Temperature coefficient for NJTS
TNJTSD	-	TNJTS	-	-	Temperature coefficient for NJTSD
TNJTSSW	-	0.0	-	-	Temperature coefficient for NJTSSW
TNJTSSWD	-	TNJTSSW	-	-	Temperature coefficient for NJTSSWD
TNJTSSWG	-	0.0	-	-	Temperature coefficient for NJTSSWG
TNJTSSWGD	-	TNJTSSWG	-	-	Temperature coefficient for NJTSSWGD
RTH0	$\Omega \cdot m \cdot K/W$	0.01	0.0	-	Thermal resistance for self-heating calculation
CTH0	$W \cdot s/m/K$	1.0e-5	0.0	-	Thermal capacitance for self-heating calculation
WTH0	m	0.0	0.0	-	Width-dependence coefficient for self-heating calculation
ASHEXP	-	1.0	-	-	Exponent to tune RTH dependence of NFINTOTAL
BSHEXP	-	1.0	-	-	Exponent to tune RTH dependence of NF

6.7 Parameters for Variability Modeling

A set of parameters causing variability in device behavior are identified. Users can associate appropriate variability function as appropriate. The list is open to modification with users feedbacks and suggestions. Other than DELVTRAND, UOMULT and IDS0MULT, the parameters listed here were already introduced previously as either instance parameters or model parameters. All of the following parameters should be elevated to instance parameter status if required for variability modeling or should be delegated to a model parameter status (unless introduced before as an instance parameter). **Note: parameters already introduced as instance parameters are marked: ⁽ⁱ⁾** and model parameters are marked: ^(model)

Name	Unit	Default	Min	Max	Description
DTEMP	K	0.0	-	-	Device temperature shift handle
DELVTRAND	V	0.0	-	-	Threshold voltage shift handle
U0MULT	-	1.0	> 0	-	Multiplier to mobility (or more precisely divides D_{mob}, D_{mobs})
IDS0MULT	-	1.0	0.0	-	Multiplier to source-drain channel current
IGB0MULT	-	1.0	0.0	-	Multiplier to gate-body current
IGC0MULT	-	1.0	0.0	-	Multiplier to gate-channel current
TFIN ⁽ⁱ⁾	m	15e-9	1e-9	-	Body (fin) thickness
FPICTH ⁽ⁱ⁾	m	80e-9	TFIN	-	Fin Pitch
XL ^(mod)	m	0	-	-	L offset for channel length due to mask/etch effect
NBODY ^(mod)	m^{-3}	1e22	-	-	channel (body) doping concentration
EOT ^(mod)	m	1.0e-9	1e-10	-	SiO_2 equivalent gate dielectric thickness (including inversion layer thickness)
TOXP ^(mod)	m	1.2e-9	1e-10	-	Physical oxide thickness
RSHS ^(mod)	Ω	0.0	0.0	-	Source-side sheet resistance
RSHD ^(mod)	Ω	RSHS	0.0	-	Drain-side sheet resistance
RHOC ^(mod)	$\Omega - m^2$	1e-12	1e-18	$1e - 9$	Contact resistivity at the silicon/silicide interface
RHORSD ^(mod)	$\Omega - m$	1	0	-	Average resistivity of silicon in the raised source/drain region

7 Model Parameter Output

7.1 Built-in Model Operating Point Outputs

7.1.1 Output variables when Verilog-A is compiled with `_INFO_` enabled

Name	Unit	Description	Equation
WEFF	m	Effective width for I-V	(3.18)
LEFF	m	Effective length for I-V	(3.12)
WEFFCV	m	Effective width for C-V	(3.19)
LEFFCV	m	Effective length for C-V	(3.14)
IDS	A	Drain-to-source current	(3.391)
IDEFF	A	Total current flowing out of drain	
ISEFF	A	Total current flowing out of source	
IGTOT	A	total current flowing out of gate	
IDSGEN	A	Generation-recombination current	(3.537)
III	A	Impact ionization current	(4.92, 4.93)
IGS	A	Gate-to-source tunneling current	(3.529)
IGD	A	Gate-to-drain tunneling current	(3.530)
IGCS	A	Gate-to-channel tunneling current to source	(3.522)
IGCD	A	Gate-to-channel tunneling current to drain	(3.523)
IGBS	A	Gate-to-body tunneling current to source	(3.515)
IGBD	A	Gate-to-body tunneling current to drain	(3.516)
IGIDL	A	Gate-induced drain leakage at drain side	(3.499)
IGISL	A	Gate-induced drain leakage at source side	(3.501)
IJSB	A	Source-to-substrate current	(3.576)
IJDB	A	Drain-to-substrate current	(3.557)
ISUB	A	Total current flowing out of substrate	
BETA	A/V^2	Drain current pre-factor per fin per finger	
VTH	V	Analytic threshold voltage	(3.635)
VDSSAT	V	Drain-source saturation voltage	(3.309)
VDSEFF	V	Effective drain-source saturation voltage	(3.310)
VFB	V	Flatband voltage	(3.192), (3.193)
GM	S	$\partial I_{ds} / \partial V_{gs}$	
GDS	S	$\partial I_{ds} / \partial V_{ds}$	
GMBS	S	$\partial I_{ds} / \partial V_{bs}$	
QGI	C	Intrinsic gate charge	
QDI	C	Intrinsic drain charge	
QSI	C	Intrinsic source charge	
QBI	C	Intrinsic body charge	

Name	Unit	Description	Equation
QG	C	Total gate charge	
QD	C	Total drain charge	
QS	C	Total source charge	
QB	C	Total body charge	
CGGI	F	$\partial Q_{g,intrinsic} / \partial V_g$	
CGSI	F	$\partial Q_{g,intrinsic} / \partial V_s$	
CGDI	F	$\partial Q_{g,intrinsic} / \partial V_d$	
CGEI	F	$\partial Q_{g,intrinsic} / \partial V_e$	
CDGI	F	$\partial Q_{d,intrinsic} / \partial V_g$	
CDDI	F	$\partial Q_{d,intrinsic} / \partial V_d$	
CDSI	F	$\partial Q_{d,intrinsic} / \partial V_s$	
CDEI	F	$\partial Q_{d,intrinsic} / \partial V_e$	
CSGI	F	$\partial Q_{s,intrinsic} / \partial V_g$	
CSDI	F	$\partial Q_{s,intrinsic} / \partial V_d$	
CSSI	F	$\partial Q_{s,intrinsic} / \partial V_s$	
CSEI	F	$\partial Q_{s,intrinsic} / \partial V_e$	
CEGI	F	$\partial Q_{e,intrinsic} / \partial V_g$	
CEDI	F	$\partial Q_{e,intrinsic} / \partial V_d$	
CESI	F	$\partial Q_{e,intrinsic} / \partial V_s$	
CEEI	F	$\partial Q_{e,intrinsic} / \partial V_e$	
CGG	F	$\partial Q_{g,total} / \partial V_g$	
CGS	F	$\partial Q_{g,total} / \partial V_s$	
CGD	F	$\partial Q_{g,total} / \partial V_d$	
CGE	F	$\partial Q_{g,total} / \partial V_e$	
CDG	F	$\partial Q_{d,total} / \partial V_g$	
CDD	F	$\partial Q_{d,total} / \partial V_d$	
CDS	F	$\partial Q_{d,total} / \partial V_s$	
CDE	F	$\partial Q_{d,total} / \partial V_e$	
CSG	F	$\partial Q_{s,total} / \partial V_g$	
CSD	F	$\partial Q_{s,total} / \partial V_d$	
CSS	F	$\partial Q_{s,total} / \partial V_s$	
CSE	F	$\partial Q_{s,total} / \partial V_e$	
CEG	F	$\partial Q_{e,total} / \partial V_g$	
CED	F	$\partial Q_{e,total} / \partial V_d$	
CES	F	$\partial Q_{e,total} / \partial V_s$	
CEE	F	$\partial Q_{e,total} / \partial V_e$	
CGSEXT	F	Gate-source overlap and outer fringing capacitance	
CGDEXT	F	Gate-drain overlap and outer fringing capacitance	
CGBOV	F	Gate-body overlap capacitance	

Name	Unit	Description	Equation
CJST	F	Junction and overlap capacitance at source side	
CJDT	F	Junction and overlap capacitance at drain side	
RSGEO	F	External bias-independent source resistance	(3.459), (3.474)
RDGEO	F	External bias-independent drain resistance	(3.460), (3.474)
CFGEO	F	Geometric parasitic capacitance for CGEOMOD = 1	(3.499)
T_TOTAL_K	K	Device temperature including self-heating	
T_TOTAL_C	C	Device temperature including self-heating	
T_DELTA_SH	C or K	Temperature rise due to self-heating	

7.1.2 Output variables when Verilog-A is compiled with `_INFO_` and `_DEBUG_` enabled

Name	Unit	Description	Equation
IGBACC	A	Accumulation component of I_{gb}	(3.523)
IGBINV	A	Inversion component of I_{gb}	(3.515)
DIDSDVG	S	$\partial I_{ds} / \partial V_g$	
DIDSDVS	S	$\partial I_{ds} / \partial V_s$	
DIDSDVD	S	$\partial I_{ds} / \partial V_d$	
DIGSDVG	S	$\partial I_{gs} / \partial V_g$	
DIGSDVS	S	$\partial I_{gs} / \partial V_s$	
DIGSDVD	S	$\partial I_{gs} / \partial V_d$	
DIGDDVG	S	$\partial I_{gd} / \partial V_g$	
DIGDDVS	S	$\partial I_{gd} / \partial V_s$	
DIGDDVD	S	$\partial I_{gd} / \partial V_d$	
DIIDVVG	S	$\partial I_{ii} / \partial V_g$	
DIIDVVS	S	$\partial I_{ii} / \partial V_s$	
DIIDDVD	S	$\partial I_{ii} / \partial V_d$	
DIGIDLDVG	S	$\partial I_{gidl} / \partial V_g$	
DIGIDLDVS	S	$\partial I_{gidl} / \partial V_s$	
DIGIDLDVD	S	$\partial I_{gidl} / \partial V_d$	
DIGISLDVG	S	$\partial I_{gisl} / \partial V_g$	
DIGISLDVS	S	$\partial I_{gisl} / \partial V_s$	
DIGISLDVD	S	$\partial I_{gisl} / \partial V_d$	
ITH	$A \cdot V$	Thermal subcircuit current	
DITHDVG	S	$\partial I_{TH} / \partial V_g$	
DITHDVS	S	$\partial I_{TH} / \partial V_s$	
DITHDVD	S	$\partial I_{TH} / \partial V_d$	

7.1.3 Output variables when Verilog-A is compiled with `_INFO_` and `_DEBUG_` and `_SHMOD_` enabled

Name	Unit	Description	Equation
CGT	F	$\partial Q_g / \partial V_{thermal}$	
CST	F	$\partial Q_s / \partial V_{thermal}$	
CDT	F	$\partial Q_d / \partial V_{thermal}$	
DIDSDVTH	S	$\partial I_{ds} / \partial V_{thermal}$	
DIGSDVTH	S	$\partial I_{gs} / \partial V_{thermal}$	
DIGDDVTH	S	$\partial I_{gd} / \partial V_{thermal}$	
DIIDVTH	S	$\partial I_{ii} / \partial V_{thermal}$	
DIGIDLDVTH	S	$\partial I_{gidl} / \partial V_{thermal}$	
DIGISLDVTH	S	$\partial I_{gisl} / \partial V_{thermal}$	
DITHDVTH	A	$\partial I_{thermal} / \partial V_{thermal}$	

8 History of BSIM-CMG Models

- BSIM-CMG 106.0.0 was officially released on 3/1/2012. BSIM-CMG 106.0.0 was the first standard model for FinFETs.
- BSIM-CMG 106.1.0 was officially released on 9/11/2012.
- BSIM-CMG 107.0.0 was officially released on 7/12/2013.
- BSIM-CMG 108.0.0 was officially released on 8/22/2014.
- BSIM-CMG 109.0.0 was officially released on 11/19/2015.
- BSIM-CMG 110.0.0 was officially released on 1/1/2016.

References

- [1] M. V. Dunga, C.-H. Lin, D. D. Lu, W. Xiong, C. R. Cleavelin, P. Patruno, J.-R. Huang, F.-L. Yang, A. M. Niknejad, and C. Hu, “BSIM-MG: A Versatile Multi-Gate FET Model for Mixed-Signal Design,” in *2007 Symposium on VLSI Technology*, 2007.
- [2] D. Lu, M. V. Dunga, C.-H. Lin, A. M. Niknejad, and C. Hu, “A multi-gate MOSFET compact model featuring independent-gate operation,” in *IEDM Technical Digest*, 2007, p. 565.
- [3] Y. Cheng and C. Hu, *MOSFET Modeling and BSIM3 User’s Guide*. Kluwer Academic Publishers, 1999.
- [4] M. V. Dunga, *Ph.D. Dissertation: Nanoscale CMOS Modeling*. UC Berkeley, 2007. [Online]. Available: <http://www.eecs.berkeley.edu/Pubs/TechRpts/2008/EECS-2008-20.pdf>
- [5] A. S. Householder, *The Numerical Treatment of a Single Nonlinear Equation*. McGraw-Hill, New York, 1970.
- [6] X. Gourdon and P. Sebah, *Newton’s method and high order iterations*. [Online]. Available: <http://numbers.computation.free.fr/Constants/constants.html>
- [7] J. He, J. Xi, M. Chan, H. Wan, M. Dunga, B. Heydari, A. M. Niknejad, and C. Hu, “Charge-Based Core and the Model Architecture of BSIM5,” in *International Symposium on Quality Electronic Design*, 2005, pp. 96–101.
- [8] *BSIM5.0.0 MOSFET Model*, BSIM Group, The Regents of the University of California, February 2005.
- [9] S. Venugopalan, “A Compact Model of Cylindrical Gate MOSFET for Circuit Simulations,” *UC Berkeley Master’s Report*, december 2009.
- [10] *BSIM Models*. Department of Electrical Engineering and Computer Science, UC Berkeley. [Online]. Available: <http://www-device.eecs.berkeley.edu/bsim/?page=BSIM4>
- [11] G. Masetti, M. Severi, and S. Solmi, “Modeling of Carrier Mobility Against Carrier Concentration in Arsenic-, Phosphorus-, and Boron-Doped Silicon,” *IEEE Transaction on Electron Devices*, vol. 30, no. 7, pp. 764–769, july 1983.
- [12] H. H. Berger, “Model for contacts to planar devices,” *Solid-State Electronics*, vol. 15, pp. 145–158, 1972.
- [13] *BSIM-SOI Model*. Department of Electrical Engineering and Computer Science, UC Berkeley. [Online]. Available: <http://www-device.eecs.berkeley.edu/bsim/?page=BSIMSOI>
- [14] W.-M. Lin, F. Li, D. D. Lu, A. M. Niknejad, and C. Hu, “A Compact Fringe Capacitance Model for FinFETs,” unpublished.
- [15] T. Y. Chan, J. Chen, P. K. Ko, and C. Hu, “The impact of gate-induced drain leakage current on MOSFET scaling,” in *IEDM Technical Digest*, 1987, pp. 718–721.

- [16] X. Jin, J.-J. Ou, C.-H. Chen, W. Liu, M. J. Deen, P. R. Gray, and C. Hu, "An Effective Gate Resistance Model for CMOS RF and Noise Modeling," in *IEDM Technical Digest*, 1998, p. 961.
- [17] P. Kushwaha, H. Agarwal, Y. . Lin, M. . Kao, J. . Duarte, H. . Chang, W. Wong, J. Fan, Xiayu, Y. S. Chauhan, S. Salahuddin, and C. Hu, "Modeling of advanced rf bulk finfets," *IEEE Electron Device Letters*, vol. 39, no. 6, pp. 791–794, June 2018.
- [18] M. Chan, K. Y. Hui, C. Hu, and P. K. Ko, "A robust and physical BSIM3 non-quasi-static transient and AC small-signal model for circuit simulation," *IEEE Transaction on Electron Devices*, vol. 45, no. 4, pp. 834–841, April 1998.
- [19] C. Galup-Montoro, M. C. Schneider, A. I. A. Cunha, F. Rangel de Sousa, H. Klimach, and F. Siebel, "The Advanced Compact MOSFET (ACM) model for circuit analysis and design," in *IEEE Custom Integrated Circuits Conference*, 2007, pp. 519–526.

Acknowledgments

We deeply appreciate the feedback we received from (in alphabetical order by last name):

- Brian Chen (Accelicon)
- Wei-Hung Chen (UC Berkeley)
- Jung-Suk Goo (GlobalFoundries)
- Keith Green (TI)
- Ben Gu (Freescale)
- Wilfried Haensch (IBM)
- Min-Chie Jeng (TSMC)
- Yeung Gil Kim (Proplus Solutions)
- Wai-Kit Lee (TSMC)
- Dayong Li (Cadence)
- Hancheng Liang (Proplus Solutions)
- Sally Liu (TSMC)
- Weidong Liu (Synopsys)
- James Ma (Proplus Solutions)
- Colin C. McAndrew (Freescale)
- Slobodan Mijalkovic (Silvaco)
- Andrei Pashkovich (Silvaco)
- S. C. Song (Qualcomm)
- Ke-wei Su (TSMC)
- Niraj Subba (GlobalFoundries)
- Charly Sun (Synopsys)
- Sushant Suryagandh (GlobalFoundries)
- Lawrence Wagner (IBM)
- Joddy Wang (Synopsys)
- Qingxue Wang (Synopsys)
- Josef Watts (IBM)
- Richard Williams (IBM)
- Dehuang Wu (Synopsys)
- Jane Xi (Synopsys)
- Jushan Xie (Cadence)
- Wade Xiong (TI)

Wenwei Yang (Proplus Solutions)

Fulong Zhao (Cadence)

Manual created: September 12, 2019